Interscience Research Network

Interscience Research Network
Conference Proceedings - Full Volumes

IRNet Conference Proceedings

Spring 2-17-2013

International Conference on Energy & Power Engineering
ICEPE-2013
Prof. Dr.Srikanta Patnaik,
Department of Computer Science and Engineering. SOA University, Bhubaneswar- 751030 ORISSA

Follow this and additional works at: https://www.interscience.in/conf_proc_volumes
Part of the Power and Energy Commons

Recommended Citation
Patnaik,, Prof. Dr.Srikanta, "International Conference on Energy & Power Engineering ICEPE-2013" (2013).
Conference Proceedings - Full Volumes. 4.
https://www.interscience.in/conf_proc_volumes/4

This Book is brought to you for free and open access by the IRNet Conference Proceedings at Interscience
Research Network. It has been accepted for inclusion in Conference Proceedings - Full Volumes by an authorized
administrator of Interscience Research Network. For more information, please contact sritampatnaik@gmail.com.

Editorial

Power & Energy Engineering deals operations and control continues to be utility mission-critical activities,
focused on the reliability and security of the grid as well as on economic dispatch of the system. In spite of so
many advancements in the power and energy sector over the last two decades, its survival to cater quality power
with due consideration for planning, coordination, marketing, safety, stability, optimality and reliability is still
believed to remain critical. Though it appears simple from the outside, yet the internal structure of large scale
power systems is so complex that event management and decision making requires a formidable preliminary
preparation, which gets still worsened in the presence of uncertainties and contingencies. These aspects have
attracted several researchers to carryout continued research in this field and their valued contributions have been
significantly helping the newcomers in understanding the evolutionary growth in this sector, starting from
phenomena, tools, methodologies to strategies so as to ensure smooth, stable, safe, reliable and economic
operation.
The Power & Energy Engineering had a great effect on Communication. Its utilities are operating under an
unprecedented demand for accurate, real time data—enabling utilities to meet regulatory demands for open and
timely external reporting to understand the situational awareness of the grid, and to answer critical operation and
control issues.
The Conference sometimes is conducted in collaboration with other institutions. IOAJ encourage and invite
proposals from institutes within India to join hands to promote research in various areas of discipline. These
conferences have not only promoted the international exchange and cooperation, but have also won favorable
comments from national and international participants, thus enabled IOAJ to reach out to a global network
within three years time. The conference is first of its kind and gets granted with lot of blessings.
The conference designed to stimulate the young minds including Research Scholars, Academicians, and
Practitioners to contribute their ideas, thoughts and nobility in these disciplines of Engineering. IOAJ received a
great response from all parts of country and abroad for the presentation and publication in the proceeding of the
conference.
I sincerely thank all the authors for their invaluable contribution to this conference. I am indebted towards
the reviewers and Board of Editors for their generous gifts of time, energy and effort. It’s my pleasure to
welcome all the participants, delegates and organizer to this international conference on behalf of IOAJ family
members.
I wish all success to the paper presenters. The papers qualifying the review process will be published in the
forthcoming IOAJ journal.

Convenor :Prof. (Dr.) Srikanta Patnaik, President & Chief Mentor
Mobile No: +91 8093080761
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Abstract—International Electro technical Commission has developed a new global standard IEC61850 for communication
systems in power station. This standard provides interoperability among all the devices within a substation. This paper
describes how modeling of functions independently from its allocation to devices allows optimizing the existing
applications. A conceptual substation automation in compliance with IEC 61850 standard is also discussed. The
compatibility of IEC 61850 model with the common information model on the network level is highlighted. The importance
of IEC61850, its benefit to the users and how they differ from other standards are also explained.
Keywords-IEC 61850,Interoperability,communication,object model,substation automation.

ensures interoperability among various substation
automation components supplied by different vendors.
The following sections will summarize the scope and
outline of the standard, features along with its role in
substation automation.
II. SCOPE AND OUTLINE OF IEC61850

I. INTRODUCTION
Substations are the nodes in electric power systems.
The access and information retrieval for the power
system management and the protection functions in
power systems is done at these nodes. In older
substations high speed remote terminal units (RTUs)
complemented by protection devices performs these
functions. Today, most of the substations are equipped
with substation automation systems. Substations use a
number of controllers for variety of purposes. Problem
arises when the substation design engineers try to
integrate these controllers supplied from different
manufactureers.Providing interoperability among
these devices supplied from different manufacturers
have become a challenge for the design engineers.
Some of the known protocols include
IEC60870, DNP 3.0, LON, Modbus, Modbus plus.
These protocols are utility level protocols but they
suffer from drawbacks. For serial data communication
Modbus and Modbus plus are suitable but are not
optimized for communication over Ethernet. [1].DNP
3.0 is a serial protocol which is open, intelligent,
robust and efficient SCADA protocol. The short come
of this is that the data packet loses its context. Data
context provides association of data packets with data
element. With a view to these shortcomings, an
American standard emerged in the form of utility
communication architecture (UCA) 2.0.UCA 2.0 have
been added with some domain specific features of
substation to make it suitable for substation
automation and a new standard IEC 61850 is evolved
[2]. The IEC61850 is now counted on to ensure that
all the equipment and devices in a substation can
communicate with the same protocol. In other words it

The Scope of IEC 61850 is communication with
substations. The structure of IEC 61850 includes 10
major sections defining the various aspects of
substation communication network. Figure 1 shows
the structure of IEC 61850.The general and specific
functional requirements for communication in a
substation are identified in parts 3, 4, 5 of the
standard. The major constructional feature of 61850
is that of abstracting the definition of data items and
services which are independent of any underlying
protocol. The definition of abstract services are
described in part 7.2 and abstraction of data objects in
part 7.4.The common building blocks for creating
larger data objects which are referred to as the
“common data classes “are defined in part 7.3[3].The
abstract definitions are finally mapped to any other
protocol that meet the data service requirements. The
sections 8.1 and 9 of the standard defines the
mapping of abstract data objects onto manufacturing
message specification(MMS)[4] and the mapping of
sample measured values onto an Ethernet data frame
respectively.Part6 gives a XML based substation
configuration language which describes the relation
between substation automation system and the
substation. Finally the part 10 defines a testing
method which determines the conformance with
various protocols and constraints defined in the
document.
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B. Communication
The communication uses mainstream
technology i.e., an ISO/OSI stack consisting of
Ethernet (layers 1 and 2), TCP/IP (layer 3 and 4) and
MMS (layers 5, 6, 7).The object model and its
services are mapped to the application layer of the
MMS. Only the time critical messages like the
sampled analog values (SAV) and generic object
oriented substation events (GOOSE) like status
indications, blockings, are mapped to link layer of
Ethernet as shown in figure 2 [5].Today, the amount
of money and efforts that are invested in Ethernet
communication technology and also how Ethernet
goes nearer and nearer to the process when compared
with the traditionally field buses are to be noted.[6].
C. Object model
The object model is related to the domain
substation depending on the scope of the standard.
[8].All functions including data images of process
devices are broken down into low level functions
called the sub functions. These communicate with
each other and may be implemented separately in
dedicated devices. These sub functions are called as
logical nodes in terms of IEC 61850.[8] [9].These
logical nodes reside in the IED which is termed as the
logical device (LD).One logical device (IED1) can
hold one or multiple nodes. A logical node is realized
through an object class, called the logical node class.
This consists of a set of data belonging to different
class. Each data class consists of a set of data
attributes. The data attributes are the necessary
parameters to perform the functions. Missing LNs,
data or attributes are added according to the rules of
the standard including the name spaces. This preserves
the interoperability even in case of extensions. The
LNs are grouped into logical devices with nonstandardized names. There is also a logical node
LPHD which takes care of the common properties of
the physical device. The object model is as shown in
figure 3. [10].

III. FEAUTURES OF IEC61850
A. IEC 61850 approach

Figure 2 Approach of IEC61850

The approach of IEC 61850 is based on the
seperation of object model with its data and services
from the communication,i.e the ISO/OSI seven layer
stack(figure 2).This follows the state of art
communication technology and also safeguards the
investments in functions and databases.
Figure 3 Object model of IEC 61850.

The client server type mode of service is used to
access and retrieve the data.The mapping of the
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model to the stack is defined in part 8 and 9 of the
standard.[2].
D. Engineering support.
IEDs are engineered using manufacturer specific IED
configuration tools. These tools are not manufactured
by the standard. The manufacturer selects the best
way to support the engineers by a specific software
tool. The configuration tools translate the IED
capabilities, (which include data communication,
events and alarms) to SCL (substation configuration
language) which is defined in IEC 61850[11].The
SCL is based on .XML format which makes it easier
for generating and reading data.SCL also enables
information exchange between IED configuration
tools from different manufacturers. The formal
description according to SCL is shown in figure 4. [5]

The substation control equipment will communicate
with the protective devices and bay processing unit
through station bus.IEC 61850-8-1 part of the
standard specifies station bus. Process level functions
extract the information from the sensors/transducers
in the substation and send them to the bay level
device [1].

Figure 5 Three level topology of substation
equipment.
A conceptual substation automation system
based on IEC 61850 standard is shown in figure6.The
station level equipment consists of a station
compiuter with adatabase,interface for remote
communication,etc.Protection,control,and monitoring
units are included in each bay of the bay level
equipment.Process level equipment consists of
remote inputs/outputs,actuators,etc.

Figure 4 the use of SCL for system engineering.

The device configuration gets imported to
system configurator.The system configurator
considers the system configuration and then provides
device configuration files with system information to
be downloaded into IEDs either directly or with the
help of a device specific tool.
IV.

ROLE OF IEC 61850 IN SUBSTATION
AUTOMATION

Substation automation is a system to enable an
electric utility to remotely control, monitor and
coordinate the distribution components installed in a
substation. There are basically two type of equipment
in a substation: the primary equipment which
includes transformer, switch gears,etc and secondary
equipment including protection, control and
communication equipments.In IEC 61850 the
secondary equipment’s are classified into three levels:
station level, bay level and process level. The typical
diagram indicating these three layers is depicted in
figure 5.Human Machine Interface (HMI) and
Communication Unit(ComU) resides in the station
level.HMI is the interface to the operator at the
substation.ComU is the interface between the
substation and master control center(MCC).These
devices are connected to the bay kevel using station
bus. The bay level functions acquire data from bay
and act mainly on the primary equipment of the bay.

Figure 6 Conceptual substation automation topology

In this scheme, station and process bus are realized
through standard local area network(LAN).Ethenet
switch is installed to create a station bus.If station
level has to communicate with the bay level it will
send a message to the bay level through ethernet
switch.ethernet switch will send a message to
appropriate node at the bay level.The bay level
executes the function and forward message to the
process level through merging unit.Merging unit acts
like a switch and provides the correct path to the
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messages.The function is performed by the process
level devices.
IEC 61850 mainly focusses to support the
substation functions through communication of I/O
data for protection and control,control and trip
signals,engineering
and
configuration
data,monitoring signals,etc.Other functions like
metering and asset management functions are also
supported in IEC 61850.Several functions are
implemented in a single IED or one function may be
performed by multiple IEDs.
A part of substation single line diagram with
function allocation with LN names is depicted in
figure7.[7].

The instance of the logical node is MMXU given by
MMXU1 and phase voltage is given by
MMXU.PhV.The voltage of phase A with respect to
ground is chosen and is represented by
MMXU1.PhV.PhsA.The basic type of PhsA in class
WYE is represented by cval.the “mag” is selected as
MMXU1.PhV.PhsA.cval.magf.
V. BENEFITS OF USING IEC 61850.
Some of the benefits in using the global standard IEC
61850 for communication includes:
 Using IEC 61850 as a unified protocol, it
helps the substation designer to build a
complete Ethernet based communication
system.
 Setting up a monitoring system in a
substation that uses different communication
protocols involves high cost.by using IEC
61850; the programmers need to use only
one protocol to develop the required
monitoring application.
 It is easy to select the components and
controllers that have been designed to meet
the standard requirement of IEC 61850
saving on both system maintenance and
implementation.
 Standardized device- object models provide
a higher level of interoperability that reduces
variances between types and vendors of
devices lowering startup cost.
 A substation configuration language (SCL)
provides an XML format that describes
power system and device configuration.
 It is highly flexible and scalable.

Figure 7 Part of a substation single line (example) with

function allocation by LN names
The LNs used in example according to IEC
61850 are:
XCBR-circuit breaker;XSWI-isolator or earthing
switch;TCTR-instrument transformer/transducer for
current;YLTC-power
transfer;CSWI-switch
control;CILO-interlocking;MMXU-measuring
unit;PTOC-time
overcurrent
protection;ATCCautomatic tap changer control;ITCItelecontrol
interface or gateway;IHMI-human machine interface
,operator place.
The IEC 61850 syntax to access the data is
shown.The conceptual data class model is shown in
figure 8.

VI CONCLUSION
Interoperability is one of the major concern for
utilities.IEC 61850 is attaining the goal of
interoperability through distribution of logical nodes
in various IEDs.This standard is an all-encompassing
data communication protocol that is suitable for
several applications. The features of IEC 61850 shows
how such a clear, standardized and object oriented
communication system gives simple access to all data
and resources thereby allowing the development of
new intelligent applications with reasonable effort and
without disturbing the existing ones. This paper
discusses the benefits of 61850 to both vendors and
utilities by enabling easy access of power system data
through human machine interface or by any other
IEDs, which consequently ensures interoperability
among various components supplied by different
vendors.

Figure 8 Conceptual Data class model
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POWER SYSTEM SECURITY ENHANCEMENT THROUGH THE
COUPLED MODEL OF UNIFIED POWER FLOW CONTROLLER
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Abstract— in this paper a Newton Raphson algorithm was developed to find out the best suited operating point of an
UPFC’s for the enhancement of system security level. The proposed algorithm minimizes the security index iteratively.
Security index indicates the overload level of transmission lines. The sensitivity indicating the change of the index due to the
changes in the UPFC real power output is calculated. In each iteration, according to this sensitivity, the proposed algorithm
will find a new UPFC operating point to increase the security margin. The proposed algorithm verified by IEEE 14 bus
networks. Load flows and line flows are obtained by the Newton Raphson method and the security index is calculated for
both the cases with and without UPFC. The results show that the power flow congestion can be relieved and the security
margin increased by applying the proposed algorithm.
Key words— Flexible AC Transmission System (FACTS), Newton Raphson Algorithm, Security Index, Unified Power Flow
Controller (UPFC).

compensators for controlling bus voltages and
combined series-shunt compensators. [16]
Unified Power Flow Controller (UPFC) is one
among the different FACTS controllers introduced to
improve the power flow control with reliability.
UPFC can be employed in order to control both line
flows and bus voltages simultaneously. Security
index is related to lines flow is considered and
minimized by an iterative algorithm. It would be a
small value when the total real power distributed
evenly in relation to the power flow capacity of each
line in the system. The index would increase as the
number of overload lines increases. Therefore it can
be said that if the index increases, the system security
margin will decrease. So by minimizing the index
algorithm finds the operating points of UPFC [1]

I. INTRODUCTION
In the present scenario, most of the power systems
in the developing countries with large interconnected
networks share the generation reserves to increase the
reliability of the power system. However, the
increasing complexities of large interconnected
networks had fluctuations in reliability of power
supply, which resulted in system instability, difficult
to control the power flow and security problems that
resulted large number blackouts in different parts of
the world. The reasons behind the above fault
sequences may be due to the systematical errors in
planning and operation, weak interconnection of the
power system, lack of maintenance or due to overload
of the network. [8]
In order to overcome these consequences and to
provide the desired power flow along with system
security and reliability, installations of new
transmission lines are required. However, installation
of new transmission lines with the large
interconnected power system are limited to some of
the factors like economic cost, environment related
issues. These complexities in installing new
transmission lines in a power system challenges the
power engineers to research on the ways to increase
the power flow with the existing transmission line
without reduction in system security.the application
of FACTS devices becomes an alternative.[8]
FACTS provides the ability to increase the
controllability and to improve the transmission
system operation in terms of power flow, stability
limits with advanced control technologies in the
existing power systems. FACTS devices can be
categorized into three types, such as series
compensators for controlling line flows, shunt

II. POWER SYSTEM SECURITY
Power system security is the ability to maintain the
flow of electricity from the generators to the
customers, under sudden disturbed conditions such as
electric short circuits or unanticipated loss of system
elements. The measures of power system security are
amounts, duration and frequency of customer outages.
[10] Maintaining power system security is one of the
major challenges facing transmission system operators
today. Reliable and secure operation of power systems
is key to the success of deregulation. With supply and
demand dispersed throughout the system, transmission
constraints imposed by grid security would result in
the capacity available to serve a specific load area
being a subset of the total generation capacity. [10]
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It is designed by combining the features of
second-generation FACTS controllers – Series
Synchronous Compensator (SSSC) and Static
Synchronous Compensator (STATCOM). It has the
ability to control active and reactive power flow of a
transmission line simultaneously in addition to
controlling all the transmission parameters (voltage,
impedance and phase angle) affecting the power flow
in a transmission line.[15]

III. POWER FLOW CONTROL IN POWER
SYSTEMS AND SECURITY INDEX
Most of the electrical power systems in the world
are widely interconnected due to economic reasons to
reduce the cost of electricity and to improve system
stability and reliability. Because of the increasing
complexity of power system design, the challenge to
meet the high quality power supply in a power system
is highly desirable. [8]
To overcome the power system limitations like
Thermal, Voltage and Transient Stability limits,
advanced controller devices provide techniques to
maintain system stability and reduce losses. [8]
Different types of power controlling devices are:
1. Phase Shifting Transformer (PST)
2. High Voltage Direct Current (HVDC)
3. Flexibility of AC Transmission Systems (FACTS)
A. SECURITYINDEX:
The Security index would be a small value when
the total real power distributed evenly in relation to
the power flow capacity of each line in the system
[1].And the index would increase as the number of
overload lines increases. Therefore it can be said that
if the security index increases, the system security
margin will decrease. Consequently the index J can
be used to indicate the severity of each contingency
and security level of the operating system. [1]
n

n

 pij 
Security index = J    
max 
i i , j 1  pij


Fig1: Unified Power Flow Controller

The above figure gives a clear description about
how UPFC controller connected to a transmission
line. It consists of two back-to-back self-commutated
voltage source converters - one converter at the
sending end is connected in shunt as shunt converter
and the other converter connected in between sending
and receiving end bus in series as series converter.
One end of the both the converters are connected to a
power system through an appropriate transformer and
other end connected with a common DC capacitor
link. [15]

2

(1)

i, j: bus numbers
Pij: real power flow in the line between bus i and j
Pijmax: maximum real power flow in line between bus
i and j

B.OPERATION OF UPFC
UPFC ideally works as an ideal ac to dc power
converter in which real power can freely flow in either
direction between ac terminals of the two converters
and each converter can independently generate or
absorb reactive power at its own AC output terminal.
The main functionality of UPFC provided by shunt
converter by injecting an ac voltage considered as a
synchronous ac voltage source with controllable phase
angle and magnitude in series with the line. The
transmission line current flowing through this voltage
source results in real and reactive power exchange
between it and the AC transmission system. The
inverter converts the real power exchanged at ac
terminals into dc power which appears at the dc link
as positive or negative real power demand.

IV. FLEXIBLE ALTERNATING CURRENT
TRANSMISSION SYSTEMS
The controllers that are designed based on the
concept of FACTS technology to improve the power
flow control; stability and reliability are known as
FACTS controllers. These controllers were introduced
depending on the type of power system problems.
Some of these controllers were capable of addressing
multiple problems in a power system but some are
limited to solve for a particular problem. They have
the ability to control the power flow and improve the
performance of the power system without changing
the topology. Unified Power Flow Controller (UPFC)
is one among the different FACTS controllers
introduced to improve the power flow control and
voltage magnitude.[16]
A.UNIFIED
(UPFC):

POWER

FLOW

C.EQUIVALENT CIRCUIT OPERATION OF UPFC:
As shown in Fig 2, the two-voltage source
converters of UPFC can modeled as two ideal voltage

CONTROLLER
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sources one connected in series and other in shunt
between the two buses. The output of series voltage
magnitude

Vse

controlled between

the limits

se

between the

Vsemax  Vse  Vsemin and the angle

1) The bus voltage magnitude can be controlled by
the injected a series voltage Vse in phase or antiphase.
2) Power flow as a series reactive compensation
'
controlled by injecting a
series voltage V se in
quadrature to the line current.
3) Power flow as phase shifter controlled by

limits 0  se  2 respectively. The shunt voltage
magnitude

Vsh

controlled

Vshmax  Vsh  Vshmin

between

and

the

0  sh  2 respectively.

Z se

the limits

angle

injecting a series voltage of magnitude

between

quadrature to node voltage

and Z sh are
considered as the impedances [12] of the two
transformers one connected in series and other in
shunt between the transmission line and the UPFC as
shown in the Fig 2 which is the UPFC equivalent
circuit

V"se

in

 m [12]

UPFC power Equations
Based on the equivalent circuit the active and
reactive power equations can be written as follows:
At node k:

Figure2: Equivalent circuit of UPFC [14] [4]

Series converter:
The ideal series and shunt voltage source from the
Fig 2 can be written as

Vse  Vse (cosse  j sinse )
Vsh  Vsh (cossh  j sin sh )

(2)
(3)

UPFC’s equivalent reactance Xs is [2]

X s  X k rmax 2
Here

Pbase
Ss

(4)

Xk = series transformer reactance

rmax = maximum per unit value of injected voltage
magnitude

Pbase = system base power
Ss = nominal rating power of the series converter
The magnitude and the angle of the converter
output voltage used to control the power flow mode
and voltage at the nodes as follows:

Assuming a free converter loss operation, the
active power supplied to the shunt converter
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equals to the active power demanded by the series
converter

The best fit of Unified Power Flow Controller was
obtained by using the algorithm shown in below
figure. [1]

Pse .
Pse  Psh  0

(16)
Furthermore if the coupling transformers are
assumed to contain no resistance then the active
power at bus k matches the active power at bus m;
that is,

Psh  Pse  Pk  Pm  0

(17)
The UPFC power equations linearised and
combined with the equations of the AC transmission
network. For the cases when the UPFC controls the
following parameters:
1) Voltage magnitude at the shunt converter terminal
2) Active power flow from bus m to bus k and
3) Reactive power injected at bus m, and taking bus
m to be PQ bus. [15]
Optimal Placement of FACTS devices:
The main considerations for incorporating the
FACTS devices in power transmission system are
improvement of system dynamic behaviour,
reliability and control of power. For the location of
FACTS controller one of the following objectives
may be chosen: [9]
1. To reduce real power loss of a line.
2. To reduce Total real power loss of a system.
3. To reduce the total reactive power loss of the
system.
4. To alleviate congestion by controlling power flow.
Sensitivity factors can be used for the first three
objectives. To alleviate congestion and to improve
transfer capability trial error methods can be used. [9]

Fig 4: Flow chart representation of Best fit of UPFC [1]

VI. RESULTS
14-Bus Network Bus Voltages with and without
UPFC:
TABLE 1: Bus Voltages with and without UPFC

V. CASESTUDY OF A NETWORK WITH
UNIFIED POWER FLOW CONTROLLER
The proposed method has been tested for IEEE
14-bus system as shown in Fig

Fig 3: A Standard 14-Bus Network
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Table 1 represents the bus voltages of the network
with and without UPFC, the best fit of UPFC is
between bus 7 and bus 8 and observed that the
voltage at bus7 is 0.9864 and bus8 is 0.9807 and they
are improved when UPFC is placed then voltage at
bus7 is 0.9896 and bus8 is 0.9838 and the other buses
are influenced.

From Table 2 the line flows of the transmission
line with and without the UPFC and when UPFC is
placed in between the bus 7-8 then the active power
increased from -0.617 to -0.813. The increase is in
response to the large amount of active power
demanded by the UPFC series converter. UPFC
generates its own reactive power, the generator at bus
1 decreases it reactive power generation and the
generators connected at remaining buses are increases
its absorption of the reactive power.
Security index with and without of UPFC for the 14bus Network:
TABLE 3: Security index with and without UPFC

Figure5. shows the voltage profile of the network
with and without UPFC when it is placed in between
buses 7 and 8.
Line Flow with and without of UPFC for the 14-bus
Network:
Table 2: Line Flow with and without UPFC

The security index of the system without UPFC is
8.1573 and it is considered as reference index when
UPFC is placed the index is reducing and the best fit
of UPFC is obtained by comparing the new indices
with the reference one and got the less index
5.3541when UPFC is placed in between 7 and 8
buses.
CONCLUSION
When multiple UPFCs are installed in the
system, an operation algorithm that finds the proper
points of all UPFCs is necessary. An algorithm was
developed to find the operating point of UPFC and
studied the power flow control with the UPFC. This
is used to maintain and improve power system
operation and security.
In this project, a 14-bus network is considered
and power flow program with UPFC is simulated in
MATLAB and the proposed algorithm is tested on
IEEE 14 bus network.
From the satisfactory results it has been observed
that the power flow between the lines is improved to
a pre-specified value. The real power losses between
the lines were decreased after the incorporation of
UPFC. So, it can be concluded that after the
incorporation of UPFC the voltage profile and power
flow between the lines improves and also the
performance of UPFCs in the operating points
determined by the proposed algorithm to decrease
the index related to real power flow of lines.
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Abstract- The main advantage of asymmetrical multilevel inverters is optimization of levels and power supplies. But these
optimized multilevel systems still require large number of dc supplies because of which they become complicated to be used
in electric vehicles as the system becomes bulky and voluminous. So, a new strategy based on a high frequency link is used
in this paper which reduces the number of dc supplies from many to just one. Also there is an inherent regulation of voltage
because of which full number of levels becomes available for all voltage amplitudes. This paper is focused on a nine level
multilevel inverter but the strategy based on single dc supply can be used for inverters with any number of levels. An
asymmetrical multilevel inverter for nine levels requires six dc supplies in particular. But by using this strategy the number
of dc supplies is reduced from six to just one. Simulation results show the feasibility to implement this ‘one-source
multilevel system’.
Keywords: Electric vehicles (EVs), Hybrid electric vehicles(HEVs), multilevel converters, power conversion.

(EVs) cannot use this solution because this technique
introduce heavy, bulky and complicated transformers
and does not work when a variable frequency is
required as in electric vehicles and hybrid electric
vehicles. Another method for reducing the number of
power
supplies
using
floating
capacitors,
unidirectional power sources, and a special pulse
width modulation known as jumping modulation [13].
Even these methods make the multilevel inverter a
complicated solution because the number of power
supplies is not greatly reduced. Other solution with a
single power source and avoiding transformers uses
floating capacitors with complex balancing systems
and many semiconductors in relation to the number of
levels produced.
The aim of this paper is to develop a simple
high frequency link (HFL) for an asymmetrical
multilevel inverter because of which only one power
supply remains sufficient for the entire system instead
of using a dc source for each H-bridge. There is a
voltage balance among the H-bridges because of the
single dc source used. The Total Harmonic Distortion
also remains at a low value which remains constant
for different operating ranges. The purpose of the
high frequency link for reducing the number of dc
supplies becomes more conspicuous as the levels are
more, for example in case of 81 levels the number of
dc supplies required is twelve which gets reduced to
one by using this strategy. The single dc supply is
particularly suitable for electric vehicles but can also
be used for industrial machine drives and hybrid
electric vehicles. Also there is an inherent regulation
of the voltages supplied among the H- bridges and the
full number of levels can be produced for all voltage
amplitudes because of the chopper that is used in the
configuration. There are no floating capacitors or

I. INTRODUCTION
Today cascade multilevel converters have
become very popular as they generate voltage levels
with negligible distortion when compared with
conventional inverters based on two or three level
topology [1]-[3]. These cascade H-bridge inverters
have found utility in active filter and reactive power
compensation application, electric and hybrid electric
vehicles, uninterruptible power supplies, photovoltaic
power conversion etc. One step ahead of cascade
multilevel inverters is the asymmetrical multilevel
inverter as it allows generation of more number of
levels with minimum number of power supplies[4][6]. Asymmetrical cascaded multilevel inverters makes use
of asymmetric power supplies ie. dc supplies with different
voltages. There are many advantages of asymmetrical

multilevel inverters – the increase in the number of
levels reduces the total harmonic distortion (THD),
the output filters and the switching losses (the main
bridges which supply at least 80% of the total power
work at fundamental frequency)[6],[7].
Despite of all these improvements
asymmetrical multilevel inverters have some major
drawbacks. These require large number of power
supplies that must be floating, isolated and balanced.
Also there is a direct relation between number of
levels and voltage amplitudes. As the voltage
amplitude decreases the number of levels also
decreases which produces a loss of quality. For this
reason costly and complex topologies are
implemented to install more number of power supplies
[8],[9]. In other constant frequency applications such
as power rectifiers, active power filters, or flexible ac
transmission system, output power transformers are
used to connect to the load allowing operation with
single dc supply [10]-[12]. However, electric vehicles
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heavy and voluminous transformers involved in this
topology.

Fig1: Main components of asymmetrical 9-level inverter (single
phase)

Fig 4: HFL(for nine levels)

The full power per phase delivered for an
asymmetrical converter is
Fig 2: Block diagram of asymmetrical nine level inverter (three
phase)

II. OPERATION CHARACTERISTICS

Where N is the number of auxiliary bridges and VRMS,
IRMS, and cos φ are, the fundamentals of voltage,
current and power factor respectively. The term j=0
represents the MAIN converter and j=N is the
auxiliary N converter which is the smallest in chain.
As all the bridges are in series

Fig. 1 shows a one phase circuit for a
machine drive, using an asymmetrical 9-level
inverter, based on H-bridge scaled in the power of 3.
It needs two independent power supplies per phase ie.
one for each phase. One advantage of this particular
asymmetric converter is that most of the power
delivered to the machine comes from the largest Hbridge, called the MAIN bridge..The best and
simplest modulation strategy for this kind of
converter is the nearest level control modulation
(NLC)[14] which is being used in this paper. The
nearest level control modulation has two advantages,
ie. very low switching frequency and excellent
dynamic performance.

(IRMS)LOAD =(IRMS)MAIN = (IRMS)AUX-1 …

(2)

In addition (VRMS)MAIN and (VRMS)AUX-1 are in phase
and consequently the power factor is same for all
bridges. For those reasons, the percentage of power
distribution is same as the RMS voltage distribution
From (1) and (2)

Equation (5) allows getting the values of (VMAX)LOAD
for a given number of Aux bridges. If the number of

Fig 3: Voltage waveform obtained at the output of
asymmetrical 9-level inverter using NLC modulation
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Aux bridges is zero (N=0), then the topology
becomes a three level converter, ie.

result of it there is a bad total harmonic distortion.
Another solution to avoid the chopper, keeping a
good THD, is changing the PWM on the H-bridges,
but due to the great increase of switching frequency,
the efficiency of the converter will decrease.
All the auxiliary converters (three in total)
are fed from the proposed HFL. The HFL consists of
a simple square wave generator, implemented with an
H-bridge working at a high frequency(10-100 kHz)
and a small ferrite transformer. The ferrite
transformer isolates the outputs of each auxiliary
converter. The high frequency reduces the size and
weight of the components, specially the ferrite
transformer. The adjustable dc source feeds the
square-wave H-bridged and the voltage generated is
connected to the primary of the transformer which
may have any number of secondary according to the
number of levels required. In case of a 9-level
inverter the transformer has three secondary windings
with turn ratio of 3:1. Then three square waves of
reduced amplitude are generated. These high
frequency voltages are individually rectified using
simple diode bridges. Additional voltage distortion
can be avoided when adjust able dc source is
modified.

The percentage of power supplied by the main and
the auxiliary bridge can be calculated as

III.

HIGH FREQUENCY LINK

The HFL that feeds the auxiliary converters is
quite simple. It needs a high-frequency H-bridge
rated at 20% full drive power, one multiwinding
transformer , and some bridge rectifiers made with
simple fast recovery diodes. The H-bridge only
generates a square voltage waveform and hence there
is no control required for its operation. The turns of
the windings of the transformer are scaled in the
power of three according to the voltage of the MAIN
converters . These windings generate square waves
which are rectified to feed each of the Aux bridges
independently. In this way all the H-bridges are fed
from the adjustable dc source and the output voltage
gets modified by changing the input voltage to the
adjustable dc source.
When a constant dc supply is taken, the output
voltage is controlled by changing the switching
pattern on the switches of the H-bridges. In that case,
at some particular levels of voltage, the power at
some Aux bridges can become negative. The
capacitors connected at the output of the bridge
rectifiers will need to absorb small amounts of energy
coming out of the motor during these periods.

For an asymmetrical 9-level converter, 83% of the
power is being supplied by the MAIN converter. The
minimum amount of power is being supplied to the
load when N is infinity.
As the MAIN bridges handle at least 80% of the full
power, the total power delivered by the auxiliary
bridges will never go higher than 20%. This result
leads to the implementation of the proposed topology
that is the high frequency link which replaces the
large number of dc supplies. This HFL feeds the Aux
bridges. The HFL uses a square voltage waveform Hbridge, with a small low-weight low-cost isolated
transformer. The HFL reduces the number of dc
supplies from two per phase to only one per phase.
The “one per phase” reduction means three isolated
sources for the complete system. However, with a
small change in the wiring connection of the traction
motor, only one dc supply will be required for the
complete system. Each of the three phases is
separately connected. With this solution, the three
MAIN bridges can be connected in parallel to just
one dc supply. This solution is apt for traction
applications ie. single dc supply. To keep the full
number of levels for all output voltage amplitudes, a
dc voltage controller (chopper) is included in the
topology. The duty cycle of the buck converter can be
varied and full number of levels can be obtained for
all voltage amplitudes.. However, the chopper can
be avoided, using direct modulation on the H-bridges,
but the NLC produces a reduction of levels and as a

IV.

MODULATION TECHNIQUE

The modulation technique used in this paper is
nearest level control modulation. The switching
patterns are obtained by comparing the reference
signal with a constant. The commutation angles for
the switching pattern is obtained by calculating the
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point of intersection of the reference signal and the
constant for each inverter.

V. SIMULATIONS
To see the performance of the proposed
system, some simulations were performed using
MATLAB simulator. One particular characteristics of
the proposed HFL is that all the dc sources depend on
the adjustable dc source. When this voltage is modified,
the output RMS voltage is also modified but does not
get distorted as the power supplies proportionally
change. Because of this characteristic the sinusoidal
waveform that feeds the traction motor remains the
same no matter how much the dc source changes. The
variable dc voltage allows using the NLC strategy with
full number of levels which gives a total harmonic
distortion of 12.46%.
The nearest level control
modulation is a technique where the switching pattern
for the inverter is obtained by comparing the reference
signal with a constant and obtaining the different
commutation angles.

Fig. 5: Output of main and auxiliary bridge obtained by NLC
modulation

VI.

SIMULATION RESULTS

The asymmetrical 9-level inverter is simulated
and the output is shown in Fig. 6. The THD is obtained
for the asymmetrical 9-level inverter as 12.46%. When
compared to the conventional method of more number
of dc supplies without using the high frequency link, the
THD gets significantly reduced in the proposed
topology. Also full number of levels is obtained for all
voltage amplitudes. The output voltage control using
buck converter is obtained for 10% and 95% of full
voltage the simulation outputs of which are shown in
Fig. 7 and Fig. 8 respectively. Also the THD remains
same for the same number of levels for all voltage
amplitudes at 12.46%.

Fig. 6: Simulation diagram for an asymmetrical 9-level inverter

Fig. 8: Output voltage control using variable dc supply (10% of
full voltage)

Fig. 9 : Output voltage control using variable dc supply (95% of
full voltage)

Fig. 7: Output of asymmetrical 9-level inverter
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CONCLUSION

An asymmetrical cascade multilevel inverter
topology based on a small and cheap HFL is
simulated and the output obtained. The proposed
solution allows a reduction of the large number of dc
supplies required for these inverters to just one
allowing their application in electric vehicles. The
NLC increases the efficiency of the inverter because
the MAIN converters, which manage at least 80% of
the total powers, work at the fundamental frequency.
Only the high frequency link works at a higher
frequency of 10-20 kHz but it switches only four
transistors and represents less than 20% of the full
power. The MAIN bridges supply 83% of the total
power and the Aux bridges supply 17% of the full
power. The THD reduces significantly for the
proposed topology than the conventional method of
many dc supplies. The full number of levels are
obtained for all voltage amplitudes using the buck
converter and the THD remains same for the same
number of levels for all voltage amplitudes. With the
proposed solution, multilevel inverters converters can
become a real solution for electric vehicles and
hybrid electric vehicle applications.

[5] C. Rech and J. R. Pinheiro, “Hybrid multilevel converters:
Unified analysis and design considerations,” IEEE Trans. Ind.
Electron., vol. 54, no. 2, pp. 1092–1104, Apr. 2007.
[6] J. Dixon and L. Moran, “Multilevel inverter, based on multistage connection of three-level converters scaled in power of
three,” in Proc. 28th IEEE IECON, 2002, vol. 2, pp. 886–891.
[7] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, “Hybrid
multilevel power conversion system: A competitive solution
for high-power applications,” IEEE Trans. Ind. Appl., vol. 36,
no. 3, pp. 834–841, May/Jun. 2000.
[8] J. Dixon, A. A. Breton, F. E. Rios, J. Rodriguez, J. Pontt, and
M. A. Perez, “High-power machine drive, using nonredundant
27-level inverters and active front end rectifiers,” IEEE Trans.
Power Electron., vol. 22, no. 6, pp. 2527–2533, Nov. 2007.
[9] L. Maharjan, S. Inoue, H. Akagi, and J. Asakura, “A
transformerless battery energy storage system based on a
multilevel cascade PWM converter,” in Proc. IEEE PESC,
2008, pp. 4798–4804.
[10] S. G. Song, F. S. Kang, and S.-J. Park, “Cascaded multilevel
inverter employing three-phase transformers and single DC
input,” IEEE Trans.Ind. Electron., vol. 56, no. 6, pp. 2005–
2014, Jun. 2009.
[11] P. Flores, J. Dixon, M. Ortuzar, R. Carmi, P. Barriuso, and L.
Moran, “Static var compensator and active power filter with
power injection capability, using 27-level inverters and
photovoltaic cells,” IEEE Trans.Ind. Electron., vol. 56, no. 1,
pp. 130–138, Jan. 2009.

REFERENCES
[1]M.

Malinowski, K. Gopakumar, J. Rodriguez, and M. Perez,
“A survey on cascaded multilevel inverters,” IEEE Trans. Ind.
Electron., vol. 57, no. 7, pp. 2197–2206, Jul. 2010.

[12] P. Barriuso, J. Dixon, P. Flores, and L. Moran, “Fault-tolerant
reconfiguration system for asymmetric multilevel converters
using bidirectional power switches,” IEEE Trans. Ind.
Electron., vol. 56, no. 4, pp. 1300–1306, Apr. 2009.

[2] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo,
and M. A. M. Prats, “The age of multilevel converters arrives,”
IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28–39, Jun. 2008.

[13] M. Rotella, G. Penailillo, J. Pereda, and J. Dixon, “PWM
method to eliminate power sources in a nonredundant 27-level
inverter for machine rive applications,” IEEE Trans. Ind.
Electron., vol. 56, no. 1, pp. 194–201, Jan. 2009.

[3] W. Jun and K. M. Smedley, “Synthesis of multilevel converters
based on single- and/or three-phase converter building
blocks,” IEEE Trans. Power Electron., vol. 23, no. 3, pp.
1247–1256, May 2008.

[14] M. Perez, J. Rodriguez, J. Pontt, and S. Kouro, “Power
distribution in hybrid multi-cell converter with nearest level
modulation,” in Proc. IEEE ISIE, 2007, pp. 736–741.



International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
16

Analysis of an Interleaved ZVT Dc-Dc Boost Converter with Coupled Inductor

ANALYSIS OF AN INTERLEAVED ZVT DC-DC BOOST CONVERTER
WITH COUPLED INDUCTOR
M.RAJ KATHIRAVAN1 & D.KAVITHA M.E2
1,2

Power electronics and Drives, Sri Venkateswara College of Engineering, Chennai, Tamil nadu, India

Abstract – In this paper, an improved Zero-Voltage-Transition (ZVT) two-cell interleaved boost converter with coupled
inductor is proposed and investigated. A new auxiliary circuit is designed and added to two-cell interleaved boost converter
to reduce the switching losses. The Purpose of this auxiliary circuit is to provide ZVT in the boost switches using the
clamped leakage energy from coupled inductors, Therefore, the switching losses of the converter can be reduced. Compared
to the previous published soft switching interleaved boost converters, only one auxiliary switch is needed in the auxiliary
unit, so the auxiliary unit and control circuit are simple. Two-cell interleaved boost converter with an improved ZVT
auxiliary circuit has been simulated using PSIM v9.0.3 software and the results are presented. Simulation results show that
the main switches are turned-ON under soft switching mode and the efficiency is improved.
Keywords – interleaved dc-dc boost converter, Zero voltage transition, Energy clamping.

to design and model. For high-input current, it can be
proposed to interleave the coupled-inductor boost
converters to process high power, and to achieve high
efficiency and high reliability with reduced size
inductors and capacitors. Various advantages of
interleaving are well reported in the literature [1], [3]
and [6]. In a practical coupled inductor, there will be
considerable amount of leakage inductance present
due to the nonideal coupling between the primary
inductor (L1) and the secondary inductor (L2). The
leakage inductance (Llek) causes high voltage stresses
to the switches, large switching losses, parasitic
ringing, and severe electromagnetic interference
problems, which degrade the converter performances.
Active-clamp circuits can be used to address this
issue. Furthermore, to take the advantages of the
reduced switch voltage stress feature of the coupledinductor boost converter, the clamp capacitor has to
be considerably large, capable of handling the high
amount of charge, and discharge currents of the
converter. This technique consists of a phase shifting
of the control signals of two cells in parallel operating
at the same switching frequency. As a result, the
input and output current waveforms exhibit lower
ripple amplitude and smaller harmonics content than
in synchronous operation modes. The resulting
cancellation of low-frequency harmonics allows the
reduction of size and losses of the filtering stages. In
a two-phase converter, there are two output stages
that are driven 180 degrees out of phase. By splitting
the current into two power paths, conduction (I2R)
losses can be reduced, increasing overall efficiency
compared to a single-phase converter. The circuit
diagram of an interleaved two-cell boost converter
feeding resistive load is shown in fig (1).
The input current is the sum of the two
inductor currents IL1 and IL2. The inductor’s ripple
currents are out of phase with each other which is
shown in fig (2), So that they tend to cancel each

1. INTRODUCTION
In high power applications, interleaved operation (the
parallel connection of switching converters) of two or
more boost converters has been proposed to increase
the output power and to reduce the output ripple. In a
conventional boost converter, the duty ratio increases
as the output to input voltage ratio increases.
However, in the applications which require high
voltage step-up (step-up ratio 6 or more) and highefficiency power conversion, the conventional boost
converters will require extreme duty ratios to meet
the high voltage step-up requirements. Under such
conditions, it is a major challenge to operate the boost
converters at high efficiency. This is because, with
the high output voltage, the boost switch has to block
a large voltage and hence the ON-state resistance, the
high RDS-ON of the switches, the increased
conduction losses, and the severe reverse-recovery
problem will degrade the efficiency and limit the
power level of the conventional boost converters. The
coupled-inductor boost converter can be a good
solution to the previously discussed problems of the
conventional boost converter. This is because the
turn’s ratio of the primary inductor (L1) to the
secondary inductor (L2) of the coupled inductor can
be effectively used to reduce the duty ratio and the
voltage stress of the switch. Therefore, for highvoltage step-up applications, the coupled inductor
boost converter can be more efficient than the
conventional boost converter. However, for high
power applications, handling of very large input
currents from the low-input voltage sources remains a
practical issue. Various converter topologies using
magnetically coupled inductors are reported in the
literature to reduce to the extreme duty ratio operation
for nonisolated high step-up applications. But they
are not suitable for high current and high power
applications, and moreover, the circuits are complex
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other and reduce the input ripple current caused by
the boost inductors. The best input ripple current
cancellation occurs at 50 percent duty cycle.
Interleaving reduces the output capacitor ripple
current as a function of duty cycle. As the duty cycle
approaches 0 percent, 50 percent, and 100 percent
duty cycle, the sum of the two diode currents
approaches DC. At this point the output capacitor has
to filter only the inductor ripple current. As a result of
all these benefits mentioned above, the reliability of
these converters is increased and high power output is
realized.
However, hard switched PWM converters
have low conduction losses and high switching
losses. The switching losses of the boost switches
create a significant amount of power dissipation in
high power application. Since high power density
requires high-frequency (HF) operation and high
efficiency, the switching losses have to be minimized.
In order to minimize switching losses, various kinds
of soft switching techniques (ie., ZVS, ZCS ) have
been proposed in earlier works.
In this study, after discussed the existing
model, the proposed zero voltage transition
interleaved boost topology is introduced. Here the
voltage across the main switches is brought to zero
using the auxiliary circuit and during that transition
period the main switches should be turned ON. The
auxiliary circuit is activated only during the main
switch transitions and so it is on for only a small time
during the switching cycle. Therefore resonance
occurs only during the switch transitions. The
proposed topology is simulated via Psim v9.0.3
simulation program. For the same conditions, the
existing interleaved hard-switched boost converter
and proposed ZVT interleaved boost converter are
simulated via Psim program and the results are
recorded.

Fig 2. Waveforms Of Interleaved Boost Converter

3. PROPOSED TOPOLOGY

Fig 3. Block diagram representation of the proposed converter

Fig 4. Circuit diagram of the proposed converter

In this paper, in order to satisfy the high
power, high step up and reduced output voltage
ripples and input current ripples requirements, an
improved Zero-Voltage-Transition (ZVT) two-cell

.
Fig 1. Interleaved Boost Converter Circuit
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interleaved boost converter with coupled inductor is
proposed and investigated. A new auxiliary circuit is
designed and added to two-cell interleaved boost
converter to reduce the switching losses. The
proposed circuit have wide range of applications,
where ever a high voltage gain is needed from a low
voltage input source (ie., Solar panel, Electric car
batteries, fuel cell, etc) this converter can be
implemented. Compared to the previous published
soft switching interleaved boost converters, only one
auxiliary switch is needed in the auxiliary unit, so the
auxiliary unit and control circuit are simple.This
converter is able to turn on both the active power
switches at zero voltage to reduce their switching
losses and evidently raise the conversion efficiency.
Since the two parallel-operated boost units are
identical, operation analysis and design for the
converter module becomes quite simple.
The typical waveforms and the equivalent
circuits of the operating modes of the proposed
converter for D=0.5 (in one switching cycle) are
given below.

Figure 5(b)

Mode-2 (t1 – t2)
In this mode, switch M1 is still ON and M2 is
OFF, now the auxiliary switch M3 is turned ON for a
small duration (td), so that the clamped energy stored
in capacitor Cs is discharged to the resonant inductor
Lr. At the end of this mode, the voltage across the
clamped capacitor reaches zero which is shown in fig
5(b).

Modes of operation
Mode-1 (t0 – t1)
Let us consider switch M1 is in ON state,
switches M2 and M3 are in OFF state. Here, the
mutual inductance of coupled inductor L1 will be
charged gradually and mutual inductance L2 will
supplies the load through the energy stored in
previous mode. D1 is reverse biased and D2 is forward
biased by the leakage energy of L2. In this mode,
Active clamping is done by storing the leakage
energy of L2 in capacitor Cs which is shown in fig
5(a).

Mode-3 (t0 – t1)
Clamped capacitor voltage has reached zero
at the end of previous mode (t1 – t2) . As the clamped
capacitor Cs is connected in parallel to M1 and M2, the
voltage across both the main switches will also be
zero. Now the switch M2 is turned ON and switch M1
is turned OFF shown in fig 5(c). Since both the
switches are switched at zero voltage, this mode is
called as Resonant mode.

Figure 5(c). Resonant mode

Mode-4
Mutual inductance of coupled inductor L2
starts to charge and leakage energy of L1 which was
stored in previous modes will be trapped in the
clamping capacitor and used for soft switching

Figure 5(a)
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purpose. In this mode the load will be supplied by
mutual inductance of coupled inductor L1.
4. ANALYSIS AND CALCULATION
Output Voltage:
For the given input voltage (15 Vdc), the
output voltage can be found by,

Where,
Vi
D
N
K
Llek
Lm

- Input voltage
- Duty cycle
- Turns ratio
- Coupling co-efficient
- Leakage inductance
- Mutual inductance

Turns ratio:
The number of turns in the primary side is
21 and the secondary is 62, then the turns ratio can be
found by,

Parameters used in the proposed circuit are given
above (table 1).

N = N2/N1

Psim model of interleaved ZVT dc-dc boost
converter with active clamping:

Mutual inductance:
The mutual inductance of the coupled
inductor can be calculated by the formula given
below,

Clamped voltage (Vcs):

Fig 6. Simulation circuit of the proposed model

Switching pattern

Table 1. Parameters used in the Simulations
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Fig 7. Switching pattern of main switches M1, M2 and auxiliary
switch Ma.

5. RESULTS AND DISCUSSION
First, the existing hard switched interleaved
boost topology have been simulated via Psim
simulation program and then the proposed ZVT
interleaved boost PFC topology is simulated via Psim
simulation program to observe the topology which is
shown in figure (8) and voltage-current waveforms of
the switches. The related results are shown in Figure
(8-12).
Simulation waveforms
Fig 11. Switching operation under ZVT condition

Fig 8. Output voltage waveform

Fig 12. Waveform indicating the soft switching operation for
M1 & M2 and auxiliary switch ma influence on resonant
capacitor Cs.
Fig 9. Output current waveform

As discussed before, the gate pulses of main
switches M1 and M2 are 180 degree out of phase with
each other (Fig(7). Then the auxiliary switch Ma will
be turned ON for the calculated time period Vd.
Charging and discharging of clamp capacitor with
respect to the auxiliary switch Ma is given in fig (10).
When the clamp capacitor voltage Vcs
reaches zero, the main switches should be turned ON
or OFF as per the logic. Thus zero voltage transition
can be achieved in our proposed circuit. The turning
ON and OFF of main switches with respect to Cs is
given in fig (11). It is clearly shown that, when the
clamped capacitor voltage reaches zero due to the
switching operation of Ma and the switch (M1) which
is in ON state is turned OFF and the switch (M2)
which is in OFF state is turned ON under zero voltage
transition (ZVT) condition shown in fig (12).

Fig 10. Charging and discharging of Cs with respect to Ma
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6. CONCLUSION
Electrical and Electronics Engineering (IJEEE) Vol.1, Issue 1
67-82.

In this paper an improved ZVT interleaved
boost converter with active clamping circuit is
presented. A new auxiliary circuit for two-leg
interleaved boost converter is designed and analyzed.
The proposed ZVT interleaved boost topology and
hard-switched interleaved boost topology have been
simulated via PSIM v9.0.3 simulation program using
the same condition (for 500W output power, 25
kHz/cell switching frequency). The voltage-current of
the switches and switching losses of the converters
are recorded. As seen from the results, the main
switches are turned ON and OFF under ZVT
condition. Using only one resonant inductor and
minimum number of components in the auxiliary
circuit does not cause a bulky converter. The input
ripple current is significantly reduced compared to
the two independent inductors current ripple. Since
the two phases of the circuit work with the 180
degree phase shift, the input current ripple
minimization is best at duty cycle of 0.5. A prototype
of the proposed topology has been designed and
experimental study is under progress.
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A DSTATCOM TOPOLOGY WITH REDUCED DC-LINK
VOLTAGE FOR LOAD COMPENSATION
K.KANIMOZHI
M.E Power Electronics and Drives, RMK Engineering College, kavarapettai

Abstract— The paper describes about the distribution static compensator (DSTATCOM) is used for load compensation in
power distribution network.. The proposed topology enables to a reduced dc-link voltage without compromising the
compensation capability. It is used to compensate load current at power distribution network and it is remote from the
supply..With the reduction in dc-link voltage, the average switching frequency of the insulated gate bipolar transistor
switches of the DSTATCOM is also reduced. A simulation study of the proposed topology has been carried out using power
simulator (PSIM) and the results are presented.
Keywords— Average switching frequency, dc-link voltage, distribution static compensator (DSTATCOM), hybrid topology,
nonstiff source.

compensation is that the magnitude of reference dcbus capacitor voltage

I. INTRODUCTION

should be With the high value of dc-link capacitor,
the voltage source inverter (VSI) becomes bulky and
the switches used in the VSI also need to be rated for
higher value of voltage and current[12]-[17].

The proliferation of power electronics devices,
nonlinear loads, and unbalanced loads has degraded
the power quality in the power distribution
network[1]. To improve the quality of power, active
power filters have been proposed[2]-[4]. The
distribution static compensator (DSTATCOM) is a
shunt active filter, which injects currents into the
point of common coupling(PCC) (the common point
where load, source, and DSTATCOM are
connected)such that the harmonic filtering, power
factor correction, and load balancing can be achieved.
In practice, the load is remote from the distribution
substation and is associated with feeder impedance.

The filter is connected in parallel with diode
rectifier and tuned at seventh harmonic frequency. In
this paper, a new DSTATCOM topology with
reduced dc-link voltage is proposed[18]-[19]. The
topology consists of two capacitors: one is in series
with the interfacing inductor of the active filter and
the other is in shunt with the active filter. The series
capacitor enables reduction in dc-link voltage while
simultaneously compensating the reactive power
required by the load, so as to maintain unity power
factor
without
compromising
DSTATCOM
performance. The shunt capacitor, along with the
state feedback control algorithm, maintains the
terminal voltage to the desired value in the presence
of feeder impedance.

In the presence of feeder impedance, the inverter
switching’s distorted both the PCC voltage and the
source currents. In this situation, the source is termed
as nonstiff. If the same control algorithm for the stiff
sources is used for the nonstiff sources, the reference
currents generated will be erroneous; the load
compensation using state feedback control of
DSTATCOM with shunt filter capacitor gives,
however, better results[5]-[6].The compensation
performance of any active filter depends on the
voltage rating of dc-link capacitor[7]. In [8] general,
the dc-link voltage has much higher value than the
peak value of the line-to-neutral voltages. This is
done in order to ensure a proper compensation at the
peak of the source voltage.It discuss the current
distortion limit and loss of control limit, which states
that the dc-link voltage should be greater than or
equal to√6 times the phase voltage of the system for
distortion-free compensation. When the dc-link
voltage is less than this limit, there is insufficient
resultant voltage to drive the currents through the
inductances so as to track the reference currents[9][10]. The primary condition for reactive power

II. CONVENTIONAL AND PROPOSED
TOPOLOGIES OF DSTATCOM
In this section, the conventional and proposed
topologies of the DSTATCOM are discussed in detail.
Fig. 1 shows the power circuit of the neutral clamped
VSI topology-based DSTATCOM[20] which is
considered the conventional topology in this study.
Even though this topology requires two dc storage
devices, each leg of the VSI can be controlled
independently and tracking is smooth with less
number of switches when compared to other VSI
topologies. In this figure, Vsa, Vsb, and Vsc are
source voltages of phases a, b and c, respectively.
Similarly, Vta, Vtb, and Vtc are the terminal voltages
at the PCC. The source currents in three phases are
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represented by Isa, isb, and isc and load currents are
represented by ila, ilb, and ilc.

The passive capacitor Cf has the capability to
supply a part of the reactive power required by the
load, and the active filter will compensate the balance
reactive power and the harmonics present in the load.
This concept will be illustrated with analytic
description in the following section. The shunt
capacitor Csh largely eliminates the switching
frequency components of the VSI in the terminal
voltages and source currents using state feedback
control. The design of the series capacitor Cf and the
shunt capacitor Csh have significant effect on the
performance of the compensator. These are given in
the next section.
III. DESIGN OF VSI PARAMETERS
The parameters of the VSI need to be designed
carefully for better tracking performance. The most
important parameters that need to be taken into
consideration while designing conventional VSI are
dc-link voltage Vdc, dc storage capacitor Cdc,
interfacing inductance Lf , and switching frequency
fsw [21]. A detailed design procedure of VSI
parameters is given in based on the following
equations; the parameters of the conventional VSI
topology are chosen. The dc-link capacitor value is
given by

Fig. 1 Equivalent circuit of the neutral clamped VSI topologybased DSTATCOM.

The shunt active filter currents are denoted
by if a, if b, if c, and io represents the current in the
neutral leg. Ls and Rs represent the feeder inductance
and resistance, respectively. The interfacing
inductance and resistance are represented by Lf and
Rf, respectively. The load constituted of both linear
and nonlinear loads are as shown in this figure. The
dc-link capacitors and voltages across them are
represented by and Vdc1 = Vdc2 = Vdc, respectively.
The current through the dc link is represented by the
idc. In this topology, the voltage across each dc-link
capacitance is chosen as 1.6 times the peak value of
the source voltages.

Cdc = (2X − X/2) nT / (1.8Vm) ^2− (1.4Vm) ^2 (1)
Where Vm is the peak value of the source voltage, X
is the kVA rating of the system, n is the number of
cycles, and T is the time period of each cycle. The
interfacing inductance is given by

Fig. 2 shows the equivalent circuit of the
proposed neutral clamped VSI topology-based
DSTATCOM. It is a combination of the conventional
DSTATCOM topology with a capacitor Cf in series
with the interfacing shunt branch of the active filter
and a capacitor Csh in shunt with the active filter.
This topology is referred to as hybrid topology

Lf =1.6Vm /4hfswmax

(2)

Where h =√ k1/k2 (2m^2-1)/4m^2 fswmax (3)
where k1 and k2 are proportionality constants,
fswmax is the maximum switching frequency of the
switch, fswmin is minimum is witching frequency of
the switch, and m is given by
m =1/√ (1-fswmin/fswmax)

(4)

As mentioned earlier, the dc-link voltage reference
(Vdcref) of the conventional VSI topology has been
taken as 1.6 Vm for each capacitor. To prevent the
unbalanced and distorted current from distribution
side ,a shunt connected compensator is used to ensure
the current to obtain a balanced and sinusoidal current
respectively. Since there is no return peth for zero
sequence component of the current, the three-phase
VSC with single dc capacitor cannot inject the
current.When the active energy sources is dispensed
with and replaced by dc capacitor which cannot
absorb or deliever real power except for short
duration,then it becomes DSTATCOM.

Fig. 2 Equivalent circuit of the proposed neutral clamped VSI
topology-based DSTATCOM (hybrid filter)
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results in high filter currents, which will, in turn,
increase the source currents, so Csh >>Csho is not
valid. Thus, Csh is chosen as 50 µF at 50 Hz as
fundamental frequency for feeder impedance Ls =
0.01 H [5]. A straightforward insertion of the shunt
passive capacitor at the PCC may lead to stability
issues and also with the increase in the capacitance
value, the source currents and terminal voltages
increase.

TABLE I
SYSTEM PARAMETERS

The use of state feedback is one option to solve
the problem, which is explained in the next section to
simultaneously force the terminal voltage and the
source current to be sinusoidal[23].
B. Design of Series Capacitor Cf for the Proposed
VSI Topology
Consider a three-phase system with 230-V line-toneutral voltage. The hysteresis band h is taken as 0.5
A. From (2), the interfacing inductance Lf is
computed to be 26 mH. The base kVA rating of the
system is taken as 15 kVA. Using (1), Cdc is
computed and found to be 3300 µF. The system
parameters are given in Table I for the conventional
VSI topology[21].

The fundamental filter current drawn by the shunt
filter capacitor is neglected while designing the series
capacitor value. This is because the impedance
between the PCC and ground becomes very high
when Csh is chosen much smaller than Csho at
fundamental frequency, and thus, the fundamental
current drawn by the shunt capacitor is negligible.
The design of the Cf depends upon the value to which
the dc-link voltage is reduced. In general, loads with
only nonlinear components of currents are very rare,
and most of the electrical loads are combination of
the linear inductive and nonlinear loads. Under these
conditions, the proposed hybrid topology will work
efficiently. The design of the value of Cf is carried
out at the maximum load current, i.e., with the
minimum load impedance to ensure that the designed
Cf will perform satisfactorily at all other loading
conditions. If Smax is the maximum kVA rating of a
system and Vbase is the base voltage of the system,
then the minimum impedance in the system is given
as

A. Design of Shunt Capacitor Csh for the
Proposed VSI Topology
In the presence of the feeder impedance, i.e.,
nonstiff source in the system, the terminal voltages
are distorted due to unbalance and nonlinear load
currents. Thus, these voltages as such can no longer
be used to generate the reference quantities[22]. In
order to improve the performance, positive-sequence
voltages at the terminal are extracted using the
power-invariant
instantaneous
symmetrical
transformation and are used for generating the
reference currents. However, the terminal voltages
are still contaminated with the inverter switching
frequency components. These switching frequency
components can be eliminated by providing a low
impedance path using a filter capacitor Csh ,
connected in shunt at the PCC in each phase as shown
in Fig. 2.While designing the shunt capacitor, it
should be ensured that the feeder.
reactance Ls and the shunt capacitor Csh do not
resonate at the fundamental frequency. If the filter
capacitor resonate with the feeder reactance at a
frequency ωr , then we get
Cshr=1/ ωr^2Ls

Zmin = V^2 base/Smax = |Rl + jXl | (say). (6)
In order to achieve the unity power factor, the shunt
filter current needs to supply the required load
reactive current, i.e., the imaginary part of the filter
current should be equal to the imaginary part of the
load current. The filter current and load current in a
particular phase are given as follows:

(5)

Ifilter = Vinv1 − Vt1/Rf + j(Xlf − Xcf )

(7)

Iload = Vt1/ Rl + jXl

(8)

Where Xlf = 2πfLf,

When ωr is equal to fundamental frequency
ω0, the aforementioned capacitance is denoted as
Csho. Since resonance between the feeder reactance
and shunt filter capacitor should be avoided at
fundamental frequency, Csh should not be chosen
near to Csho. If Csh is very large, the impedance
between the PCC and ground becomes very small and

Xl = 2πfLl,

(9)
(10)

Xcf = 1/2πfCf, and
(11)
f is the supply frequency of fundamental voltage.
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The fundamental component of inverter voltage in
terms of dc-link voltage is given as follows:
Vinv1 =0.612Vdc√3.

and the proposed topology are presented in this
section for better understanding and comparison
between both the topologies.

(12)

In genera[24]l, if the filter current if needs to flow
from the inverter terminal to the PCC, the voltage at
the inverter terminal should be at a higher potential.
Due to this reason, in conventional VSI topologies,
the dc-link voltage is maintained higher than the
voltage at the PCC. It gives the Kirchhoff’s voltage
law along the filter branch for conventional topology
and the proposed hybrid topology, respectively.

Fig. 3 Frequency response of passive filter components of the
DSTATCOM.

Fig. 5 A proposed VSI topology based DSTATCOM.

The load currents and terminal (PCC) voltages before
compensation are shown in Fig. 5. The load currents
are unbalanced and distorted; the terminal voltages
are also unbalanced and distorted because these load
currents flow through the feeder impedance in the
system. The proposed topology is used to reduce the
dc-link voltages with load compensation respectively.
It improves total harmonic distortion and maintains
the power factor is unity.

In the fundamental voltage across the capacitor (Vcf
1 ) adds to the inverter terminal voltage (uVdc) when
the load is inductive in nature. This is because, when
the load is inductive in nature, the fundamental of the
filter current lags the voltage at the PCC by 90◦ for
reactive power compensation, and thus, the
fundamental voltage across the capacitor again lags
the fundamental –filter current by 90◦. This allows us
to rate the dc-link voltage at lower value than
conventional design. The designer may choose the
value of dc-link voltage to be reduced, such that the
LC filter in the active filter leg of each phase offers
minimum impedance to the fundamental frequency
component and higher impedance for switching
frequency components[25]-[26].

Il a

Il b

Il c

10

5

0

-5

From the system parameters mentioned in
Table I, phase-a load impedance is chosen as Zmin
and the dc-link voltage is chosen to be 300 V. The dclink voltage is chosen to be 300 V, such that the
resultant capacitance along with the inductor forms
an LC filter in the active filter branch, which provides
minimum impedance at the lower order frequencies
as shown in Fig. 3.

-10

0

Vta

Vtb
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Time (s)

0.03

0.04

0.01

0.02
Time (s)

0.03

0.04

Vtc

400

200

0

-200

VI. SIMULATION RESULTS
-400

In order to validate the proposed topology,
simulation is carried out using graphic-driven
simulation software PSIM. The same system
parameters that are given Table I with Csh = 50 µF
and Cf = 65 µF are used in PSIM simulation. The
simulation results for both the conventional topology

0

Fig. 5. Simulation results. (a) Load currents before
compensation. (b) Terminal voltages before compensation.

The source currents after compensation are
balanced and sinusoidal and currents still contain the
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switching frequency of the inverter. The peak-topeak voltage across the inductor is 820 V. The
terminal voltages contain the switching frequency
components of the inverter and are shown in Fig. 6(e).
This figure also shows the phase-a terminal voltage
Vta and the voltage across the top dc storage
capacitor Vdc1. From the figure, it is clear that the
voltage across the capacitor is in phase opposition to
the terminal voltage. The voltage across the capacitor
eventually adds to the dc-link voltage and injects the
required compensation currents into the PCC. The
reason beyond showing phase-a capacitor voltage is
that the design of the reference dc-link voltage is
based on phase-a filter current, which has the
maximum filter current among the three Phases. The
source currents after compensation using proposed
topology . The compensator currents are
displayed ,which are identical to the current using the
conventional topology.
Ifa

Ifb

Ifc

Isa

Isb

Isc

The source currents after compensation are
balanced and sinusoidal as shown in Fig. 6(a). These
currents still contain the switching frequency of the
inverter. The three-phase compensator currents are
depicted in Fig. 6(b). The dc-link voltages across the
top and bottom dc-link capacitors are shown in Fig.
6(c); using PI controller, the voltage across both
capacitors are maintained constant to the reference
value of 520 V as shown in the figure. The voltage
across the interfacing inductor in phase-a is shown in
Fig. 6(d). The peak-to-peak voltage across the
inductor is 820 V. The terminal voltages contain the
switching frequency components of the inverter and
are shown in Fig. 6(e).
TABLE II
THD OF SOURCE CURRENTS AND
TERMINAL
VOLTAGES
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Fig. 6. Simulation results using proposed topology. (a) Source
currents after compensation, (b) Filter currents.

Thus, the average switching frequency of the
switches in the propose topology will be less as
compared to the conventional topology. Since the
average switching is less switching loss will also
decrease in the proposed topology. One more
advantage of having less voltage across the inductor
is that the hysteresis band violation will be less. This
will improve the quality of compensation and total
harmonic distortion (THD)will be less in the
proposed topology. The terminal voltages after
compensations which are free from the switching
frequency components of the inverter. These
switching frequency components are absorbed by the
shunt capacitor by using state feedback control. The
shunt capacitor provides a low impedance path at the
high switching frequency.

The efficiency of the proposed scheme is verified
with experimental studies. A PSIM-based prototype
of the three-phase DSTATCOM. The system
parameters for the state feedback controller of the
DSTATCOM are the same as given in Table II, with
the source voltage rms value of 100 V. The
performance of proposed topology is verified by
linear load and non liner load.The PI c.ontroller is
used to maintain the constant volage at dc source
respectively

V 19
200
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100
50
0
-50
V 20
50
0
-50
-100
-150
V ta

Vtb

Vtc

400
0
-400
0.1

0.15

0.2

0.25
Tim e (s)

0.3

0.35

0.4

From the experimental results, the proposed
topology gives a reduced THD both in the source
currents and terminal voltages with a reduced dc-link

Fig.6 (c)DC capacitor voltages (top and bottom). (d)Voltage
across the interfacing inductor in phase-a,(e) Terminal voltages
after compensation.
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voltage along with reduction in average switching
frequencies.

[2]

A.Ghosh and A. Joshi, “A new approach to load balancing
and power factor correction in power distribution system,”
IEEE Trans.Power Del., vol.15, Jan 2000.

V. CONCLUSION

[3]

Ghosh, A. Joshi, A.Shukla “Control schemes for DC
capacitor voltages equalization in diode-clamped multilevel
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A DSTATCOM topology has been proposed
in this paper, which has the capability of
compensating the load at a lower dc-link voltage
under weak ac supply. The instantaneous
compensation is used to dc reduce voltages and triple
the harmonic components. The proposed method is
validated through simulation and experimental
studies in a 3- distribution system with the VSI
based DSTATCOM topology. From this study, it is
found that the proposed topology has less average
switching frequency, less THDs in the source currents
and terminal voltages with reduced dc-link voltage as
compared to the conventional DSTATCOM topology
and improves the reactive power compensation. It
exhibits high speed control of reactive power to
provide voltage stabilization and flicker suppression.
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A NEW DUAL SWITCH THREE PHASEHIGH POWERFACTOR
BUCK TYPE CONVERTER WITH REGULATED
DC OUTPUT VOLTAGE
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Abstract -This paper proposes a new two switch three-phase, buck-type converter that can perform active input powerfactor correction. A three phase diode bridge rectifier with two power switches is employed for PFC as well as to obtain a
regulated DC supply. Another key feature which differs the proposed converter from the conventional is that a switch in
the converter has a lower peak voltage stress than a switch in a conventional three-phase, single-switch buck converter. In
the conventional converters the input capacitors have to met a peak value of line to line voltage, while in the proposed
converter it is limited to the peak value of the phase voltage of the input capacitors rather than the peak value of the line to
line voltage .Therefore reduced voltage stresses is almost half as compared to that of conventional converter. Hence it
allows lower rated, standard devices to be used in the converter. In this paper, the steady-state operation of the converter is
presented with simulation results.
Index Terms — AC–DC converter, low-power converter, low-power three-phase converter, pulsewidth modulated (PWM)
con-verter, rectifier, switch-mode power supply, three-phase converter

I. INTRODUCTION

to the increase in the number of active switches and
the sophisticated control techniques needed to
operate them. Therefore, researchers have been
motivated to propose and develop cheaper and/or
simpler methods of performing three-phase active
input PFC with less than six switches. The following
are such methods :
1) Modular Converters:
2) Reduced-switch Converters with Sophisticated
Control Techniques:
3) Current Injection Methods[1]:
4) Reduced-Switch Boost Converters:

Three phase AC–DC electric power conversion is
widely employed in many applications. Among them,
the electronic converters operating from the utility
mains can generate current harmonics which may
cause the mains voltage of the system to become
distorted. In order to prevent this from happening,
from the earlier days onwards power factor correction
(PFC) techniques have been using . The main
intention of this technique is to shape converter’s
input currents, so that we can compile their harmonic
content with regulatory agency standards. Singlephase and three-phase ac–dc power converters can
be implemented with PFC for low-power and highpower applications respectively. One of the most
simplest and commonly used method of PFC is to
add inductors and capacitors to diode-bridge rectifiers
to increase the conduction angle of the input current
[3]. Even though this method is less expensive its
filter components which are large and very bulky
makes the use of such techniques very rarely. It is
also difficult to tune the filter, unless the line and ac
source impedances are known. Active methods of
PFC are therefore preferred as they result in smaller,
less bulky converters. Single-phase ac–dc PFC
converters use one main power switch to perform
PFC, while a six-switch converter is typically used to
perform three-phase active PFC by processing the
bulk of the power fed to the load or just a fraction of
it as an active filter For ac–dc power converters
operating at a power level just high enough for threephase converters to be considered as a better option
than single-phase converters, the use of a six-switch
converter instead of a single-switch converter results
in a significant increase in cost and complexity due

II. DUAL SWITCH CONVERTER
A new two switch three-phase, ac–dc PFC with
buck converter that can obtain regulated dc output
voltage with no excessive peak switch-voltage
stresses, which can be operated with a fixed as well
as variable switching frequency is proposed in this
paper. In this paper, the operation of the new
converter, which is shown in Fig. 1, is explained in
detail and analysed with the simulation results. A
design procedure that can be used to select key
converter component values for steady-state
operation is developed.

Fig. 1 Three phase Dual switch converter
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III. CONVERTER OPERATION
The operation of the proposed converter will be
explained in this section . This will be done first for
the case when the switch duty cycle D is greater
than 0.5, then for the case when D<0.5, as the
operation of the converter differs slightly under these
conditions. For the sake of simplicity in the following
discussion, the output filter inductor will be assumed
to be large enough so that output current can be
considered constant. The converter goes through six
main modes operation during a switching cycle
when operating with D>0.5.Fig.2shows
the
equivalent circuits of the various operating modes
during a switching cycle for the case when phase
input voltage Va is at its peak value and phase oltages
Vb and Vc are both negative and equal in magnitude
to about one half of Va. several typical waveforms for
the
same
case.

Fig. 2(e), Mode-5 operation

Fig. 2(f), Mode-6 operation

For the explanation of diferent modes of operation [2]
for the switching waveforms and the corresponding
voltage and current wave across each components.
Mode 1 (t0–t1) [see Fig. 2(a)]: At timet=t0, switch
S1 is turned on. The voltage across input capacitors
Cb and Cc is already zero, and input capacitor Ca
starts to discharge through output diode Do2; output
diode Do1 is OFF Switch S2 continues conducting
current from the previous mode and its current is IS2
=Ib +Ic. The current through switch S1 is IS1 =Io. At
the end of this mode ,Ca completely discharges and
the voltage across VCa is zero. Mode 2(t1–t2) [see
Fig. 2(b)]: At time t=t1, all input Capacitors Ca, Cb,
and Cc are completely discharged. Input Diode
rectifier bridge diodes D1,
D2, and D6 are
conducting Both switches S1 and S2 are conducting
currents IS1 =Ia and IS2 =Ib +Ic, respectively. Both
output diodes Do1 and Do2 are also conducting and
their respective currents are IDo1=Io−Ia and IDo2
=Io−(Ib +Ic). Mode 3 (t2–t3) [see Fig. 2(c)]:At
timet=t2, S2 is turned off input capacitors Cb and Cc
start to charge up, and the voltage across each of
these capacitors starts to increase. The voltage across
S2 is the greater than VCb and VCc. Bridge diodes
D2 and D6 turn OFF. The output current is supplied
by the switch S1 and throughDo1. The current
through output diode Do2 is IDo2 =Io. Mode 4(t3–
t4) [see Fig. 2(d)]:At timet=t3, switch S2 is turned on
and the current through it isIS2 =Io. Bridge diodes
D2 and D6 start to conduct. At the end of this mode,
input capacitors Cb and Cc completely discharge and
voltages VCb and VCc are zero. Mode 5 (t4–t5)
[see Fig. 2(e)]: This mode is the same as Mode 2.
Mode 6(t5–Ts) [see Fig. 2(f)]:At timet=t5, switch S1
is turned off, input capacitor Ca starts to charge up,
and VCa

Fig.2(a), Mode-1 operation

Fig. 2(b), Mode-2 operation

Fig.2(c), Mode-3 operation

Fig. 2(d), Mode-4 operation
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starts increasing. The voltage across S1 isVCa.
Bridge diodeD1turns OFF. Output current flows
throughS1 andDo1. The current through output diode
Do2 is IDo2 =Io. Ca is fullycharged at the end of this
mode.

voltage VCa−VCb,
conventional
converter.

as

it

would

be in the

Fig.4 Voltage across input capacitors a)conventional coverter
b)proposed converter

1)The control of the converter is very simple and a
fixed-frequency pulse width modulated (PWM)
technique or a variable frequency switching can
also be used [4]. This is something that is very
difficult to do with the conventional buck converter.
Implementing such a technique results in very high
peak switch voltage stresses and the limited
availability of appropriate devices that can handle
such high stresses. As a result,
all those
conventional converters are usually implemented
with some sort of variable switching frequency
control technique [7]. 2) The converter is
considerably simpler than a six-switch or even three
and four switch reduced switch rectifiers.

Fig. 3 waveform with switching cycle for D>0.5

IV.FEATURES OF
CONVERTER

THE

DUAL

SWITCH

The main difference between the proposed converter
and the conventional three-phase ac–dc buck
converter is that each of.the switches in the proposed
converter sees a line-to-neutral voltage (the voltage
across one of the three input capacitors) across it
rather than a line-to-line voltage (the voltage across
two input capacitors), which is the case for the switch
in the conventional converter. This is true, for all the
switching pulses with any values of duty cycle..
Since a switch in the proposed converter sees a lineto-neutral voltage instead of a line-to-line voltage, it
has a peak voltage stress that is almost half than that
of the switch in the conventional converter, as this
stress is reduced by a factor of √3. The reduction of
peak voltage stress allows lower rated devices to be
used as converter switches.The difference in the
input-capacitor voltage waveforms of
the two
converters can be seen in Fig. 4. It can be seen that
the main difference in the two sets of waveforms is
that the waveforms of the conventional converter rise
and fall at the same time, but those of the proposed
converter do not, as VCa does not rise when VCb
and VCc do. The voltage that gets impressed across a
switch in the proposed converter is the line-to-neutral
voltage VCa and not the line to line

VI. SIMULATION RESULTS AND
DISCUSSIONS
Using MATLAB Simulink ,the simulation of this
converter is done in this section of paper . The key
components which are the input capacitors and
inductors are obtained from the design [2]. In order to
obtain output waveforms some of the modifications
have done to the design parameters that are taken.
Here in this converter pulses are generated with
variable switching frequency technique .The
proposed converter is designed with the following
parameters given below;
The converter was
implemented with main circuit components as La =
Lb =Lc = 600µH , Ca = Cb =Cc = 200nF, Lo
=1.3mH, and Co = 3000µF at switching frequency
fs =25kHz. Fig.5 shows the waveforms obtained
with the converter operating with input voltage Vin =
220VLLrms, output voltage Vo = 100V, and output
power Po =2kW.
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Fig.5(e) output dc voltage ,V=100v (v=20v/div)

Fig. 5(a) shows typical input voltage and current
waveforms for a load of 2kW, when the converter is
operating with an input voltage of 220VLLrms. Fig
5(b) shows the typical switching pulses generated
with a frequency of 25kHz. A variable switching
frequency technique is used here. Fig.5(c) and (d)
shows the rectified voltage and current waveform.
For rectification purpose a three phase diode bridge
rectifier is used. Fig. 5(e) shows the typical output
DC voltage waveform that is obtained after the buck
operation of the converter, corresponding voltage
obtained at the output of the buck is 100v, which is
the desired output voltage. Converter is designed with
some form of zero-current switching (ZCS), just as
it does in the converters [5] and [6]. Here the threephase, buck converter is operating in DCM, as the
voltage across each input ac-side capacitor drops to
zero due to the charging and discharging of these
capacitors. This results in a reduced voltage stress
across the switch. . Here the Mosfet is used as switch
in the converter. The overall results will also be
consistent with a typical hard-switched insulated gate
bipolar transistor (IGBT) converter, such as the
single-phase boost PWM converters presented in [5]
and [6].

Fig. 5(a) Three phase input voltage and current
waveforms. Upper –voltage, lower- current.

Fig. 5(b) switching pulses with fs = 25kHz

VII. CONCLUSION
In this paper a new dual switch three phase buck type
converter is presented with its simulation results. the
switch voltage stress issue of the conventional threephase single-switch ac–dc buck converter is almost
reduced in this new three-phase, dual switch buck
converter. The peak voltage stress in the proposed
two-switch converter was almost half than that of the
conventional converter. The control of the converter
was very simple and a
technique where the
converter’s duty cycle is relatively constant over the
line cycle can be used. This is something that is very
difficult to do with the conventional buck converter,
given the very high peak switch-voltage stress that it
has and the lack of appropriate devices that can
handle such a high stress. The designation threephase PFC rectifier chosen in this paper implies both
sinusoidal mains current shaping and regulation of
the dc output voltage. Accordingly, because of the
system related advantage of a constant supply voltage

Fig.5(c) output voltage of diode bridge rectifier (V=50v/div)

Fig.5(d) output current waveform of diode bridge rectifier
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of a load side converter, a PFC rectifier system is
often preferred over active filtering despite the larger
implementation effort, i.e., the conversion of the
entire output power. The Buck converter with LC
input filter operating in DCM offers good inherent
power factor correction properties, continuous input
current with an output voltage lower than the peak
input voltage. The converter operates with 220
VLLrms input voltage and an output voltage of 100
V at 2kW output power, is obtained with MATLAB
Simulink are presented in the paper.
REFERENCE
[1] N. Vazquez, H. Rodriguez, C. Hernandez, E. Rodriguez, and J.
Arau, “Three-phase rectifier with active current injection
and high efficiency,” IEEE Trans. Ind. Electron., vol. 56, no.
1, pp. 110–119, Jan. 2009



International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
33

Harmonic analysis studies on different Ac voltage regulator topologies

HARMONIC ANALYSIS STUDIES ON DIFFERENT
AC VOLTAGE REGULATOR TOPOLOGIES
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Abstract— This paper presents a study of different AC Voltage Regulators topologies. The advantages and drawbacks of
each topology are analyzed and an evaluation is performed by means of computer simulation under different load conditions.
The analysis of THD in the source current has been carried out for comparison. Finally, criterions for the selection of the
most appropriate topology based on the operational requirements are proposed.
Keywords— AC regulator, THD, Harmonics, Extinction angle control(EAC)

I. INTRODUCTION

B. AC Chopper Circuits
In this type of ac regulator we are using forced
commutation technique for the two main SCR’s
which is accomplished by two other SCRs connected
in parallel to the main SCRs. The two main SCRs are
controlling the output voltage and the auxiliary
thyristors are used for forced commutation. Here we
can control both firing angle as well as extinction
angle of output voltage.

AC voltage regulator is a power electronic device
by which we can get variable magnitude output
voltage from a fixed amplitude ac voltage source by
using proper control scheme. But due to the control
Schemes the source voltage and current waveform get
distorted. Here we have analysed four different types
of AC voltage regulator and compared THD profile
for better understanding. We try to find out which
type of ac regulator has better performance and cost
effective. Harmonic is the major concern for power
quality. Due to harmonics the system draws some
additional reactive current from the source and hence
the loss is increased.
II. DIFFERENT TOPOLOGIES UNDER
CONSIDERATION
In this paper we have considered four different k
topologies namely, Firing angle control ac regulator,
AC chopper, Extinction angle controlled ac regulator,
Extinction angle controlled with freewheeling action
ac regulator. A simulation analysis has been given for
all the above mentioned circuits.
A. AC Voltage Regulator
AC regulator is power electronics based circuit
which is equivalent to a transformer. Here we provide
appropriate firing angle to the SCRs to get the desired
controlled output voltage. Here we find out the input
and output current and voltage THD for a proper
analysis.

Fig 2 AC Choppper

C. Extinction Angle Control
All the conventional ac regulators are working
with firing angle control but here we analysed two
different types of ac regulators which are providing
desired output by extinction angle control. Here we
have analysed their working principle along with the
effect of harmonics on source and load voltage and
current.
The circuit output is controlled by
controlling the pulse width and firing angle of
IGBT’s.

Fig 1 AC Voltage Regulator Circuit
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Fig 5 Extinction Angle Control without Freewheeling

III. MATLAB SIMULATIONS AND ANALYSIS
All the circuits have been simulated and The THD
data’s are given below .We compare the extinction
Angle control scheme with SPWM technique and
find that it have better input power factor than
SPWM .The Analyzed data’s are given.

Fig 3 Extinction Angle control by means of gate Pulse
width control

1. With Free Wheeling Action:

TABLE I POWER FACTOR COMPARISONS BETWEEN EAC
AND SPWM

Here two bridge circuits are present each
containing one controllable switch, so the losses due
to harmonics is less. In this the bridge connected in
series is controlling the extinction angle while the
bridge connected in parallel is doing freewheeling
action. Due to freewheeling action the source power
factor is improved, a comparison is given between
sinusoidal PWM and this topology with the help of
MATLAB simulation. Also THD analysis is given
for various loads.

Fig 4 Extinction Angle Control With Freewheeling

2. Without Freewheeling Action:
Here we have used the basic circuit
configuration by replacing SCRs
with IGBTs
and instead of controlling firing angle we are
controlling extinction angle .We are providing
different pulse widths and verified for different
loads along with the THD analysis at different
extinction angle .Analysed data’s are presented .

Fig 6 Extinction Angle Control Load Voltage and Current
Waveform.
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THD ANALYSIS FOR AC VOLTAGE REGULATOR FOR
VARIOUS LOADS

TABLE III
THD ANALYSIS FOR AC CHOPPER FOR VARIOUS
LOADS

Fig 7 An image of THD in source current in firing angle
Control

Fig 8 An image of THD in source current in extinction angle
control

A. Table Captions
All the analysed THD data for source and load
voltage and current are given below.
TABLE II
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TABLE IV
THD ANALYSIS FOR EAC WITH FREEWHEELING
ACTION FOR
VARIOUS LOADS

IV. CONCLUSIONS
From the above analysis we found out that in
extinction angle control the source THD is less
compared to firing angle control, while the average
output voltage remained the same. Similarly source
power factor is better in case of extinction angle
control with freewheeling action than that of basic
AC regulator with SPWM technique .So it is a better
option to use the extinction angle control in place of
the conventional firing angle control type AC
regulator. The extinction angle control with
freewheeling Action has a constant THD in source
voltage and current So by means of some proper
constant compensation we can reduce the THD as
desired. Also in AC chopper the Source THD is less
but it requires four SCRs .So it is not Cost effective.
Hence according to the performance requirement we
can choose any one among the ac regulator as
mentioned above.
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Abstract—The design and analysis of an interleaved flyback converter is described and simulation results are presented.
The active clamp scheme is adopted to recycle the leakage energy and to suppress the turn-off voltage spikes on switches. Of
particular interest is merging two interleaved power converters such that the main switch in one converter behaves as the
clamp switch of the other while ripple cancellation is accomplished. Also ZVS is achieved with no extra components. Using
these approaches, the total number of active and passive components used and consequently the associated powerloss,
complexity and cost is reduced, which makes the design appealable for low-power high-volume applications.
IndexTerms—Merged, interleaved ,flyback, active clamp, ZVS.

In this paper a merged interleaved flyback converter
with active clamp and zero-voltage switching (ZVS) is
introduced. The single-stage conversion proposed here
has high power factor, improved efficiency and simple
structure with very low number of parts used, which
reduces manufacturing cost. Because of these
advantages, this converter is recommended for lowpower high volume applications.
Major features of this design are:
• Reduced the total number of components used by
merging two parallel power converters.
• Reduced the size of input and output filter
components by increasing (constant) switching
frequency and by interleaving phases.
• Increased power rating by paralleling phases (not
paralleling switches).
• Increased converter output voltage by putting
secondary side of the isolation transformers in series
(lowered transformer turns ratio).
• Suppressed unwanted voltage surge and
oscillationsacross switches using non-dissipative
active clamping without using auxiliary circuitry.

I. INTRODUCTION
Flyback converters are widely applied on electrical
power-supply circuits with low-power demand, but
requesting electrical isolation due to their simple
structures and low component counts. Isolated ac/dc
converters are widely employed in thecommunication
power
system
and
other
industrial
applications,because the galvanic isolation is
necessary to satisfy the safety standards, and a flexible
system reconfiguration is required in these
applications. Isolated stepupac/dc converters with
high efficiency and low-cost performances are
required in renewable energy applications such as the
solar arrays, the fuel cells. In the conventional isolated
converters, flyback converters are adopted popularly
for low-power and isolated voltage regulation
applications due to the simple circuit structure
compared with other topologies.
The operation of storing energy in the transformer
before transferring to the output of the converter
allows the topology to easily generate multiple outputs
with little additional circuitry, although the output
voltages have to be able to match each other through
the turns ratio.
To reduce the weight and size of a power
converter, it is desired to use a high switching
frequency while it has been reported that low
frequency isolated converters have better efficiencies.
Lower efficiency at higher frequencies is mainly due
to increased switching losses that can be compensated
using zero voltage/current switching techniques. In
an effort to increase conversion efficiency, proposes
an DC to DC converter based on flyback topology that
recovers the surge energy generated by parasitic
inductances to the output side of the isolation
transformer. Additional circuitry is used to achieve
zerovoltage switching (ZVS) during turn on, and
voltageclamping during turn off, of the main switch.

II.FAMILY OF ISOLATED INTERLEAVED
FLYBACK CONVERTERS
Commonly, the interleaved structure is used in
many large current and high-power applications due
to its advantages of power distribution, current ripple
cancellation, fast transient response, and passive
components size reduction. In the isolated interleaved
dc/dc converters, there are four types of interleaved
structures, because parallel or serial structure can be
employed for both the primary and the secondary
sides. The four types are named the parallel-primary–
parallel-secondary structure (PPPS), the parallelprimary–series secondary structure (PPSS), the
series-primary–parallel secondary structure (SPPS),
and the series-primary–series-secondary structure
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(SPSS). They are suitable for different isolated
highpower distribution power applications.
The four types of interleaved structures in isolated
dc/dc convertersare depicted in Fig.1. The PPPS is
shown in Fig. 1(a), where the primary and the
secondary sides are both in parallel to handle the
large input and output currents. Fig. 1(b) is the PPSS,
where the secondary sides are in series to double the
voltage gain and to halve the output diode voltage
stress. The SPPS is given in Fig.1(c), where the
primary side is in series to reduce the switch voltage
stress and to achieve a high stepdown conversion.
Fig.1(d) shows the SPSS, where both the primary and
secondary sides are in series to reduce the switch and
output diode voltage stresses in high input and output
voltage applications.

(d)
Fig.1 Four main interleaved structures in isolated dc/dc
converters

III. CONVENTIONAL INTERLEAVED
FLYBACK CONVERTER

(a)

Fig.2Interleavedflybackconverter

Two identical or different converters are combined
together to form a new converter. The new converters
are soft-switched and have high efficiency. Similar
attempts are performed on flyback converters. Two
transformers are series-connected to transform to an
active-clamped flyback converter. In addition,
interleaved operation is carried out on flyback
converters, two flyback converters with an integrated
transformer core are parallel-connected at input and
parallel-connected to supply output load. The
operation of this topology is interleaved to reduce the
current ripple.
Fig.2
shows
the
conventional
interleaved
flybackconverter circuit. The two paralleled flyback
converters are composed of their own MOSFET
switches, transformers, and rectifying diodes. To
simplifying further analysis, the components of both
the converters are assumed to be identical. In the
transformer models, magnetizing inductances are
explicitly shown, while the leakage inductances are
temporarily omitted here. Two flyback converters are
interleaving operated to energize the output load.

(b)

(c)
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When switch S1 turns off, energy stored in Lm1
(core of the transformer) causes current to flow in the
secondary winding through diode D1. As the average
voltage applied to the windings should be zero (voltsecond balance), ideally the output voltage is given
by:

where D, Np1 and Ns1 are duty ratio of the switch
S1,number of turns of the transformer primary and
secondary windings, respectively. The voltage across
S1 during turn off is given below which reveals that
voltage across main switch is not constant and would
be higher at higher duty cycles.

where D is the duty cycle and N is defined as the
turns ratio
Ns/Np .
In the circuit shown in Fig.2, the two MOSFETs
operate in the interleave mode and the duty cycle is
bigger than 0.5. At steady operation, the magnetizing
inductor is charged by the input voltage when
switches S1 and S2 are both in the ON state. When
the switch S1 keeps ON and the switch S2 is in the
OFF state, the magnetizing inductor discharge
voltage is given by,

To provide for energy storage capability, the isolation
transformer must have an air gap. Because of the air
gap, the remnant flux density is essentially zero and
the relationship between flux density and magnetic
field intensity of the core becomes essentially linear.
The conventional flyback converter suffers from
overvoltage and ringing at the main switch drain
terminalat the beginning of turn off interval. This is
because as the main switch turns off, current in the
transformer’s leakage inductance Llk1 is disrupted
and also energy stored in inductor Llk1 can resonate
with capacitor Cr1. Here, Cr1 represents the
equivalent capacitance seen between drain-source
terminals of S1.
Adding a dissipative snubber across the primary
winding of the transformer alleviates the problem by
clamping the peak of the surging/ringing voltage to a
safe level within transistor’s peak voltage rating but it
decreases the converter’s overall efficiency.
Another solution is to use a configuration known as
two-transistor topology. One extra transistor and two
extra diodes are added to the circuit which increases
the component count. The voltage rating of the
switches is halved as there are effectively put in
series.
A third solution is to add an active clamp circuitry
(dotted lines in Fig.3) which effectively prevents
voltage surge/ringing at the main switch drain
terminal by providing an auxiliary path for the current
in Llk1.
When the main switch S1 is turned off, due to the
blanking time introduced to provide for the delay
needed for ZVS Operation, clamp switch S2 is not
turned on immediately. Current in Llk1 finds its path
through body diode of S2, causing one diode voltage
drop across it. As current in Llk1 charges up the
clamp capacitor Cc, it decays and eventually would
change direction. The window of opportunity to turn
on S2 with a small voltage across it (effectively ZVS
operation) is when the body diode of S2 is conducting
(i.e. current in S2 is reversed) similarly, when S2 is
turned off, due to the blanking time, S1 is not turned
on immediately. During this blanking time, reversed
Llk1 current finds its way through the body diode of

IV.FLYBACK CONVERTERS WITH ACTIVE
CLAMP CIRCUIT
A conventional flyback converter is shown in Fig.3
using solid lines. It is an isolated topology that is
derived
from
the non-isolated
buck-boost
configuration. When the main switch S1 is turned on,
current builds up in the magnetizing inductance Lm1
of the isolation transformer.
The transformer winding polarity is set so that a
positive output voltage is obtained. Because of the
transformer winding polarity, output diode D1
becomes reversed biased. As such, current does not
flow simultaneously in both windings of a flyback
transformer, as opposed to the forward topology
where current flows simultaneously in both windings
and need a demagnetizing winding. The transformer
polarity convention used here is: if current flows into
the dotted terminal of the primary winding, current
will flow out of the dotted terminal of the secondary
winding.

Fig. 3 A Conventional flyback converter with active clamp
circuit
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S1. As the reversed Llk1 current tries to return charge
back to the input supply, it decays and eventually
would change direction to charge Cr1. When the
body diode of S1 is conducting, S1 can effectively be
turned on with ZVS.
Since the leakage inductance of the transformer is
utilized as the inductor in an LC resonator, it has to
have a reasonable value to ensure proper operation of
the circuit. Leakage inductance increases with loose
coupling between primary and secondary windings.
The active clamp circuitry, limits the peak voltage
applied to the switches, however, the circulating
energy between the leakage inductance and the
capacitors reduces the overall efficiency. Active
clamp circuits have also been used in more complex
converter topologies such as full-bridge isolated
current-fed converters and soft switching isolated
sepic converters.

are shifted by 180 degrees. Here, the combination of
S2 and Cc behaves as the clamp circuitry for a
converter consisting of S1 and T1 when S1 is off.
Similarly, the combination of S1 and Cc behaves as
the clamp circuitryfor the converter consisting of S2
and T2 when S2 is off. Thus the proposed circuit is
symmetric and both switches operate at similar
conditions.
VI. CIRCUIT OPERATION
The following assumptions are used in the analysis
ofthe proposed converter:
• Ideal semiconductors are used.
• Resistive and core losses of the inductors and
isolation transformers are negligible.
• Lumped leakage inductances, consisting of primary
and reflected secondary leakage inductances, are
shown at the primary of isolation transformers.
• Ripple voltage across the capacitor Cc and
outputcapacitors is negligible.
Here, a switching cycle consists of two symmetric
halfcycles. The second half cycle, repeats the first
half cycle
inthe opposite sense.

V. PROPOSED CIRCUIT - MERGING
INTERLEAVED FLYBACK CONVERTERS
Recent trend in power supply design is towards
lower voltage and higher current ratings. It has been
known that paralleling multiphase converters in
general, has many advantages over using one
converter with higher power capability. Benefits are:
standardization of power modules, system reliability
due to redundancy, load sharing and distributed heat
generation for better thermal management, to name a
few. On the other hand, phase interleaving has the
added benefit of increased ripple frequency of the
input current and output voltage. Gating signals of
separate parallel converters are shifted so that
maximum ripple cancellation is achieved. Interleaved
converters have faster transient response due to
smaller inductances in the circuit and have smaller
filter capacitance due to ripple cancellation.

A. Idealized timing diagram
The idealized timing diagram of the proposed
converter of Fig.4 is shown in Fig.6. Waveforms are
not to scale. There are four time intervals:
Interval 1: S1 is on and S2 is off. Current in Lkl1 and
Lm1 is increasing. Energy is being stored in T1 core.
Current in Llk2 is decreasing while charging up Cc.
Interval 2: Both switches are off (blanking time).
Current in Llk1 starts to decrease while charging Cr1.
Because of the current and voltage polarity shown,
current in Llk2 continues to increase negatively while
discharging Cr2.
Interval 3: S1 is off and S2 is on. Current in Lkl2 and
Lm2 is increasing. Energy is being stored in T2 core.
Current in Llk1 is decreasing while charging up Cc.
Interval 4: Both switches are off. Current in Llk2 starts
to decrease while charging Cr2 and current in
Llk1continues to increase negatively while discharging
Cr1.
B. Idealized current path diagram
The idealized current path diagram of the
proposedconverter of Fig.4 is shown in Fig.5.
Referring to timing diagram of Figure 3, there are
four time intervals:
Interval 1: Energy is being stored in Llk1 and Lm1
(core of T1). The energy will be used during next
Interval 3. While energy that was previously stored in
Llk2 is being clamped, energy that was previously
stored in Lm2 (core of T2), is being transferred to the
output stage.
Interval2: No energy is being transferred to output.
Interval 3: Energy is being stored in Llk2 and Lm2.
The energy will be used during next Interval 1. While

Fig.4 Proposed interleaved flyback converter with active
clamp circuit

In the proposed design here, to reduce the total
number of components used, two parallel flyback
converters are merged as shown in Fig.4. Gating
signals to the switches have the same duty ratio and
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energy that was previously stored in Llk1 is being
clamped, energy that was previously stored in Lm1, is
being transferred to the output stage.
Interval 4: No energy is being transferred to output.

Interval 4
Fig.5 Idealized current path diagram of Fig.4

Interval 1

Interval 2

Interval 3

Fig.6 Idealized timing diagram of Fig.4
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VI. SIMULATION RESULTS
The complete circuit diagram shown in Fig.7 is
simulated using PSIM to provide voltage and current
waveforms. Those simulation results can be used to
evaluate component stress under different
circumstances that would translate into cost, size and
efficiency.
Time(s)

Fig.8 Simulated waveforms of Fig.7

Fig.7 Schematic diagram of the simulated converter

Time(s)
Fig.9 Simulated Output Voltage waveform

A. Waveforms of points of interest
Simulated voltage and current waveforms are
provided in Fig.8 at the peak of input voltage with
Vout = 290V and Iout = 2.8A. Waveforms are scaled.
The voltage across S1 also shows that the MOSFET
operates with ZVS. The applied gating signal goes
high while the body diode of the MOSFET is
conducting (current through the switch is negative)
and when the gating signal goes low, first current
through the switch decays and then voltage across the
switch increases. Also, it can be seen that the voltage
across S1 is well clamped and there is a minimal
overshoot or ringing, thus no extra snubber circuitry
is needed for the switches.
B. Table and graph of values of interest

Time(s)
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As the efficiency of a converter is becoming an
important parameter to gauge its performance, the
efficiency is not only reported at full load current but
also at other load currents such as 25, 50 and 75
percent of the full load. Fig.7 has been simulated at
different load currents to provide converter
efficiencies presented in Table1, running at the same
conditions as above.
TABLE I
SIMULATED VALUES OF Fig. 7 at
VARIOUS
(Ω)
106
141
212
424

(W)
500
375
250
125

simple structure, whichreduces manufacturing cost
for low power high-volume applications.
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VII. CONCLUSION
In this paper, a low-power high-frequency isolated
flyback converter has been proposed and its
performance has been studied. Two interleaved
flyback convertershave been merged to reduce the
total number of components. It was demonstrated by
simulation, that the proposed converter has high

efficiency inside the input voltage range that ZVS
operation is performed. The proposed converter has a
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Abstract- Advanced Encryption Standard (AES) is the symmetric key standard for encryption and decryption. The fault
detection scheme for their hardware implementation plays an important role in making the AES robust to the internal and
malicious faults. In this work, a composite field S-Box and inverse S-Box using logic gates and divided them into five
blocks. Any natural or malicious faults which defect the logic gates are detected using parity based fault detection scheme.
For increasing the fault exposure, the predicted parities of each of the block S-box and inverse S-box are obtained. The
multi-bit parity prediction approach has low cost and high error coverage than the approaches using single bit parities. The
Field Programmable Gate Array (FPGA) implementation of the fault detection structure has better hardware and time
complexities.
Index Terms- AES Algorithm, composite field S-box, error coverage, Galois Field, parity based fault detection.

the AES, the ciphertext is generated after 10rounds
where encryption round consists of 4 transformations
which are add round key, sub bytes, shift row and
mix column transformation. The decryption algorithm
transforms the cipher text to the original plain text
using the reverse procedure. In AES transformation,
only the s-boxes in the encryption and inverse sboxes in decryption are non linear. The
transformations occupy much of the total AES
encryption/decryption area. The receiver with a
specific key would only be able to retrieve the
original data when using AES in transferring data but
reliability of data transfer is not guaranteed because
of defects in implemented structure of AES or
interventions of attackers. Fault detection is an
inevitable part of AES hardware implementation
because of two reasons: Natural faults caused by
defects in gates may result in errorneous output in
encryption/decryption. Attackers can also inject
certain faults in AES to retrieve the key & break the
system. There exist many schemes for detecting the
faults in the hardware implementation of the AES.
They are concurrent Error Detection Scheme,
Incorporating Error Detection, Double Data Rate
Computation and Differential Fault Analysis.

I. INTRODUCTION
The data encryption is the process of transforming
data (plain text) using an algorithm called cipher to
make it unreadable to anyone except those possessing
special knowledge usually referred to as key. The
encryption algorithm performs various substitutions
and transformations on the plain text. There are two
encryption standards namely Data Encryption
Standard (DES) and Advanced Encryption Standard
(AES). The Data Encryption Standard (DES) is a 64bit cipher where the data are encrypted in 64-bit
blocks using a 56-bit key. The DES algorithm
transforms 64-bit input in a series of steps into a 64bit output. There are two inputs to the encryption
function: the plain text to be encrypted and the key.
On 2nd January, 1997, the National Institute of
Standards and Technology (NIST) invited proposals
for new algorithms for the new Advanced Encryption
Standard (AES). The goal was to replace the older
Data Encryption Standard (DES) which was
introduced in November, 1976 as it was no longer
secure. After going through two rounds of evaluation,
the two Belgian Cryptographers Joan Daemen and
Vincent Rijmen (originally called Rijindael) were
selected and named the Advanced Encryption
Standard on 26th November, 2001. The Advanced
Encryption Standard (AES) supercades the Data
Encryption Standard (DES). The algorithm described
by AES is a symmetric key algorithm meaning the
same key is used for encrypting and decrypting the
data. AES is based on the design principle known as
substitution permutation network and it is fast in both
software and hardware. It does not use a Feistel
system. AES is a modification of Rijndael which has
a fixed block size of 128 bits and a key size of
128,192 or 256 bits. It operates an 4x4 column major
order matrix of bytes termed the state although some
version of Rijndael have a larger block size have
additional columns in the state. Most AES
transformations are done in a special finite field. In

II. RELATED WORKS
In [1], 30 s-boxes are constructed using various
polynomial expressions and tested through four
different kinds of test methods for best performances.
The performances of all the 30 s-boxes are similar
during differential testing and linear or correlation
testing. In order to avoid the generation of dynamic
hazards in AES, the signal time at the gates are made
as close as possible in [2]. Here, the multistage
Positive Polarity Reed Muller (PPRM) architecture
was used to reduce the power consumption of s-box
circuits. A high data throughput AES hardware
architecture is proposed in [3] by partitioning the
10rounds into sub blocks of repeated AES modules.
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To provide a complete ten stages of AES, the
intermediate buffers are used to separate the blocks.
Using this pipelined architecture scheme, time
complexity is reduced to greater extent. A new high
speed architecture in [4] was introduced for the
hardware implementation of the AES algorithm. To
avoid the unbreakable delay of LUTs, the sub
bytes/Inverse sub bytes were implemented using
combinational logic gates. The two fault detection
techniques in [5] not only protected the
encryption/decryption process from random faults, it
also protect it from the attackers who may inject
faults in order to find the secret key and achieves high
level fault coverage. In [6], the author proposed a
solution in Differential Fault Analysis based on time
redundancy which doubles the data throughput per
clock cycle and reduces the frequency. The methods
for protecting the implementation of AES in [7]
partitioned AES into linear and nonlinear blocks. The
linear block is protected with linear codes. The
second method uses systematic nonlinear robust
codes. For the robust codes used in the design, the
probability of error detection depends not only on the
error pattern (as in the case for linear codes) but also
on the data itself. Using 2 sets of error indication
flags in [8], low complexity signature was achieved.
This scheme provided robust implementation of AES
against attacks. Even though the complexity is low, it
can be reduced further by modifying the structure
using sub expression sharing. The scheme in [9]
introduced a parity based fault detection method for
low power s-box and inverse s-box where the usage
of logic gates instead of LUTs for s-box reduce the
area and power consumption. Here the structure of sbox and inverse s-box was divided into 3 blocks. The
area and power consumption was very much reduced
using logic gates. A very efficient and high error
coverage fault detection scheme in [10] is necessary
to develop the parity coding method for predicting the
output parity. It exhibits very high fault coverage and
short detection latency. A multi bit parity prediction
approach in [11] instead of using single bit parity
approach reduces the cost and increase the rate of
error coverage. In this scheme, the S-box and inverse
S-box using normal basis are more compact than
using polynomial basis.

inversion and the rest for the affine matrix and
transformation. Each block is compared with the
reference circuit. The optimum s-boxes and inverse
s-boxes using normal basis are more compact than the
one using polynomial basis.
However, using
polynomial basis, results in fast implementation. The
implementation is done in verilog code and dumped
in FPGA kit. The input is given to the s-box and the
outputs are tested with the reference circuit. Both the
hardware and time complexities are reduced to
maximum extent.
A. AES Algorithm
The AES Algorithm operates on a 4x4 array of
bytes which is called a state. The state undergoes four
transformations namely Sub Bytes, Shift Rows, Mix
Columns and Add Round Key. The AES Encryption
Round is shown in fig. 1.
Sub Bytes: The first transformation in each round is
the bytes substitution called Sub Bytes which is
implemented by 16 S-boxes. It is a nonlinear
substitution step where each byte is replaced with
another according to the look-up table. The look-up
table is known as S-box which is generated by
applying affine transform to multiplicative inverse of
the input. The substitution byte transformation is
represented in fig. 2.
Shift Rows: It is a transposition step where each row
of the state is shifted cyclically a certain number of
steps to left. For AES, the first row is left unchanged.
In the second row,

III. PROPOSED SYSTEM

Fig.1. AES Encryption Rounds

Using composite fields, we introduce a low cost
multiple parity based fault detection scheme for the sbox and inverse s-box. The s-box and inverse s-box
are non-linear operations which take 8 bit input and
generate 8 bit output. Normally, the s-box is
implemented as ROM, there is a possibility that the
hackers may hack the confidential data. Here we
implement the s-box in hardware level where hacking
is not possible. To increase the error coverage, the sbox and inverse s-box are divided into 5blocks where
3 predicted parities are used for multiplicative

Fig.2. Substitution byte Transformation
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each byte is shifted one position to the left. Similarly,
the bytes in the third and fourth rows are shifted by
two and three positions respectively. For decryption,
rows are shifted right. The shift rows transformation
is shown in fig. 3.

B. S-Box Structure
In cryptography, an s-box is the basic component
of symmetric key algorithm which performs
substitution technique. In block ciphers, s-box is
typically used to obscure the relationship between the
key and the cipher text Shannon’s property of
confusion. Advanced Encryption Standard (AES)
defines the sub bytes which is a one byte input/output
nonlinear transformation that uses 16-bytes (128-bit)
s-boxes.
Each s-box transformation performs
multiplicative inversion for numbers 00H-FFH in GF
(28) followed by an affine transformation. For inverse
S-box
transformation,
the
inverse
affine
transformation takes place first prior to computing the
multiplicative inverse. The individual bits in a byte
representing GF (28) elements can be viewed as
coefficients to ach power term in the GF (28)
polynomial.
C. Affine Transformation
An affine transformation is any transformation that
preserves collinearity (ie, all points lying on a line
initially still lie on a line after transformation) and
ratio of distances ( eg, the midpoint of a line segment
remains the midpoint after transformation ). In this
sense, affine indicates a special class of projective
transformations that do not move any objects from
the affine space to the plane at infinity or conversely.
An affine transformation is also known as affinity.
The affine transformation and its inverse can be
represented in matrix form.
D. Transformation And Inverse Transformation
Operation
In order to accomplish the multiplications inverse
computation of GF (28), the following irreducible
polynomials are used.
GF (22) => GF (2): x2+x+1
GF ((22)2) => GF (22): x2+x+ψ
GF (((22)2) 2) => GF ((22)2): x2+x+λ
Where ψ = {10}2 and = {1100} 2
The multiplicative inverse computation in
composite fields cannot be directly applied to an
element which is based on GF (28). The element has
to be mapped using isomorphic function and inverse
isomorphic function.

Mix Columns: In Mix Columns, each entry in the
output state is constructed by the multiplication of a
column in the input state with a fixed polynomial
over GF(28). The Mix column transformation is
shown in fig. 4.
Add Round Key: In this, each byte of the state is
combined with the round key: each round key is
derived from the cipher key using a key schedule.
The round key is added to the state before starting the
loop. In the Add Round Key step, each byte of the
key state is combined with a byte of the round sub
key using the XOR operation. The Add Round Key
transformation is given in fig. 5.

Fig.3. Transformation in shift rows

Fig.4 Transformation in Mix Columns

Fig.5. Transformation in Add Round Key

International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
47

Fault Detection Scheme in S-Box for Robust AES

Fig.6. Block diagram of S-box and inverse S-box using polynomial basis

The predicted parities of block 2 and 4 in S-box and
b2
b4. They are
expressed in (2) as follows:

E. Multiplication And Addition Operation
S-box and Inverse s-box consists of multiplication,
addition, squaring and multiplication by constant. The
multiplication and addition operation can be
performed by using modulo 2 addition operation.

b2 = η[4] + η[3] ((~pH) + η[6]) + (~η[2](pH +
η[6]) + η[1](η[6] + η[4]) + η[0](~PH)
b4 =η[3](θ[0] + θ[2] +θ[3]) + η[2](θ[0] + θ[1] +
θ[3]) + η[1](θ[6] + θ[4]) + η[0](θ[0] +
θ[1] + θ[2] +θ[3])
(2)

IV. FAULT DETECTION SCHEME
There are many fault detection schemes designed
for AES. In order to achieve a high performance AES,
a multiple parity based fault detection scheme is used.
In this method, the S-box and inverse S-box of the
AES is divided in to five blocks and the predicted
parities of these blocks are calculated. Out of these
five blocks, three blocks perform multiplicative
inversion and the remaining performs the
transformation and affine matrices, based on Galois
Field operation. The operation of each block can be
explained as follows:
Blocks 1 and 5
In blocks 1 and 5, the S-box and inverse S-box
contains transformation and inverse transformation
matrices as well as affine and inverse affine
transformation. The elements in the transformation
and inverse transformation matrices can be mapped
using isomorphic and inverse isomorphic function. Let
us consider X is the input of the S-box. The predicted
parity of blocks 1 and 5 in S-box and inverse S-box
b1
b5. The predicted parities
are given below in (1).

Where, PH = η[7]+η[6]+η[5]+η[4] , ~
denotes inverse operation, + performs modulo-2addition operation and represents OR operation.
Block 3
As mentioned in fig.6, block 3 of the S-box and
inverse S-box performs multiplicative inverse
operation. It accepts 4-bit input and gives 4-bit output.
The predicted parity of block 3 is denoted as
b3. It
is given in (3) as,
b3

=

2

γ1) γ0 + (γ1 + γ0) γ3

(3)

Where, + performs modulo-2-addition operation and
represents OR operation.
The predicted parities of each block can be
calculated using eqns. (1), (2) and (3). Then the
predicted parities are compared with the actual
predicted parities. The actual predicted parities are
precised in eqn. (4).
Pb1 = ∑3i=0τi
Pb2 =∑3i=0γi
Pb3 =∑3i=0θi
Pb4 = ∑7i=0σi
Pb5=∑7i=0yi
(4)
Where, ∑ denotes modulo-2-addition operation.
The faults in the S-box and inverse S-box can be
detected by comparing the predicted parity of each
blocks using XOR operation. The error indication
flags are used to represent fault detection. For error

b1 =

X[5] + X[4] + X[2] + X[0]
=σ[6] + σ[4] + σ[2] + σ[1] +σ[0]
(1)
Where, + performs modulo-2-addition operation.
Block 2 and 4
As shown in fig.6, block 2 of S-box and inverse Sbox consists of multiplication, addition and squaring
operation. These operations are performed by Galois
Field using polynomial basis. Using polynomial
expression, the area of the S-box and inverse S-box is
reduced. GF(24) multiplication takes place in block 4.
b5
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free computations, all the five error indication flags
should be zero. They are expressed in (5) as follows:
E1= b1 + Pb1
E2= b2 + Pb2
E3= b3 + Pb3
E4= b4 + Pb4
E5= b5 + Pb5
(5)
Where,
+
performs
modulo-2-addition
operation.

been recognized. In case of multiple faults in inverse
S-box, out of 100 faults 98 have been recognized.
Table-III represents the error of S-box and inverse Sbox.
TABLE-III
ERROR COVERAGE

V. IMPLEMENTATION RESULTS
The S-box and inverse S-Box are designed using
logic gates for reducing the hardware complexity and
detecting the faults in it. The multiple faults can be
applied to the S-box and inverse S-box and the output
is noted. Then the S-box and inverse S-box is tested
using FPGA kit. The simulated results can be obtained
using Modelsim SE plus 6.4c and synthesis is carried
out using Xilinx ISE. Then the delay and error
coverage can be calculated using the simulated results.
They are explained below.
A. Delay and Area

Using the simulation results, the error coverage is
calculated. From Table-III, the error coverage in Sbox and inverse S-box is approximately 97%.
C. Simulation Result
The S-box and inverse S-box are designed and
simulated using Modelsim. The simulated result for
the S-box and inverse S-box is revealed in fig. 7 and
fig. 8.

TABLE-I
COMPARISION OF LUTS AND SLICES

Fig. 7. Simulated output for S-box

TABLE-II
GATE DELAY AND NET DELAY

Fig. 8. Simulated output for inverse S-box
VI. CONCLUSION

The number of LUTs and slices used to design the
S-box and inverse S-box is calculated from the
simulation results. Table-I represents the comparison
of the number of LUTs and slices used for designing
the S-box and inverse S-box. From Table-I, the
proposed S-box contains less number of LUTs and
slices when compared to low power S-box and S-box
using LUTs. The gate delay and net delay of the
proposed S-box and inverse S-box are given in TableII.

In this paper, the S-box and inverse S-box has been
designed using logic gates. A multiple bit parity based
fault detection scheme for the AES using composite
field S-box and inverse S-box is accessible in order to
diagonise the faults in the hardware implementation of
S-box and inverse S-box. The simulation results of the
fault detection based scheme S-box and inverse S-box
has high error coverage when compared to other fault
detection schemes. Also this scheme has less
hardware and time complexities and the results are
given above.

B. Error Coverage
The proposed S-box and inverse S-box is able to
find the Stuck-at faults and random faults in the
circuit. The faults are injected in any blocks of the Sbox and inverse S-box using logic gates. In case of
multiple faults injected in S-box, 100 faults have been
injected in the circuit. Out of these, 99 faults have
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Abstract-This paper uses an inverter named Nine Switch Inverter (NSI). This inverter is used as dual output inverter which
can control two loads independently. The proposed nine switch inverter is composed of two conventional inverters with
three common switches. In this, Pulse Width Modulation (PWM) of nine switch inverter is used. In an inverter, an AC
output is synthesized from a DC input by closing and opening the switches in appropriate sequence or switching scheme. For
that, PWM technique is used in controlling the ON/OFF switching state of the switches. Here, Insulated Gate Bipolar
Transistor (IGBT) is used as switching device. Nine Switch Inverter consists of nine switching devices Nine switch inverter
can achieve the independent control of two AC motors by controlling the Modulation Index (MI) of the inverters. The
simulation model of the inverter is developed using MATLAB/Simulink software. This paper results in reduction of the cost
of power devices, number of switching devices, switching losses, space and weight. This feature will be so advantageous for
high power inverter applications where cost and efficiency are key decision factors. The performance of the proposed PWM
for nine switch inverter was verified with two RL loads through simulation. The simulation results is presented under open
loop conditions.
Index terms- Nine switch inverter, pulse width modulation (PWM).

(PWM) method have been proposed for nine switch
inverter.

I. INTRODUCTION
Inverters are used as power controller for ac
load such as motor drives. In many cases there are
two or more ac loads, which require independent
control [1]. The conventional solution is to separate
inverter. This increases the cost and volume of the
system. To overcome this problem, this paper
introduces Nine Switch Inverter. A single inverter
called Nine Switch Inverter is made from nine
switches, and has the advantage that the number of
switching devices can be reduced compared with two
three phase inverter [2]. Two methods exist for
controlling two three–phase loads [3]. One is to
provide two inverters, to control two loads. The other
is to connect two loads in parallel with a single
inverter [4]. However, the former method needs large
and expensive experimental apparatus and the latter
cannot control two loads independently. To address
these deficiencies, a novel Nine Switch Inverter is
used that can independently control two three phase
loads [5, 6, 7].

Figure – 1 Nine Switch Inverter

III. CARRIER BASED PWM METHOD
Gate signals for Inv1 and Inv2 are generated
by PWM. The PWM strategy is shown in Figure 2.
This PWM has unique carrier waveform, and there
are two specific areas. During period (i), the reference
for Inv2 is always lower than the carrier and the
PWM for Inv1 is calculated. Moreover, during period
(ii), the reference for Inv1 always exceeds the carrier
and the PWM for Inv2 is calculated. Therefore,
switches UL, VL, and WL are in the ON state when
Inv1 is driven (mode1). Then, switches UH, VH, and
WH are in the ON state when Inv2 is driven (mode2).
Carrier1 and carrier2 in Figure 2 can be combined
when the gate signals are generated. Therefore, the
PWM of Inv1 is calculated at the upper part of a
triangular wave, and the PWM of Inv2 is calculated at
a lower part of the triangular wave. These methods
are shown in Figure. 3. The state of each mode is
shown in Figure 4 and Figure 5. From these PWM
methods, Inv2 is not controlled when Inv1 is
controlled. Therefore, there is an uncontrolled term
for each inverter.

II. STRUCTURE OF PROPOSED NINE
SWITCH INVERTER
The structure of nine switch inverter is
shown in Figure - 1. The nine switch inverter
combines two three phase inverters with three
common switches. In Figure 1, the upper part is
named Inv1, and the lower part is named Inv2. Inv1
consists of the switches designated UH, VH, WH,
UM, VM, and WM. Inv2 consists of the switches
designated UM, VM, WM, UL, VL, and WL. Thus,
the switches UM, VM, and WM are shared by Inv1
and Inv2. Here carrier based pulse width modulation
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Figure - 5 Mode – 2 Operation

SWITCHING FUNCTION

SWITCHING RESTRICTION

Figure - 2 PWM Strategy

Si1 + Si2 + Si3 = 2 ----------------- (2)

Figure - 3 PWM of the novel inverter

The carrier-based PWM control method for
nine switch inverter is shown on Figure – 2. There are
two reference signals (upper and lower) for each
phase. The upper and lower reference signals are
reduced to upper and lower outputs respectively. The
gate signal for upper switch of a leg is generated by
comparing the carrier signal and upper reference
signal of the related phase. Similarly, the gate signal
for lower is generated from the carrier signal and
lower reference signal of the related phase. The gate
signal for mid switch is generated by the logical XOR
of the gate signals for upper and lower switches. With
this method, always two switches are ON in each leg.

Table – I
Switching Patterns of a Nine-Switch
Inverter
Vi1 ≥ Vi2 ----------------- (3)
IV. SIMULATION OF NINE SWITCH
INVERTER
A simulation is performed to verify the
validity of the proposed inverter. The simulation
model of the Nine Switch Inverter in open loop is
shown in figure. 6. A simulation of proposed inverter
was carried out using MATLAB/SIMULINK.The
performance is studied with the firing pulses
generated through PWM technique. Simulation result
with PWM firing scheme with a carrier frequency of
1KHZ. In this simulation, a different reference is
imposed on each inverter. The reference for Inv1 is a
three phase sine wave with an amplitude of 5 [V] and
a frequency of 500 [Hz], and the reference for Inv2 is
a three-phase sine wave with an amplitude of 3 [V]
and a frequency of 250 [Hz]. The nine switch inverter
with input dc source of 400 V is simulated. A threephase RL load is connected to each inverter.
Parameters for the simulations are shown in Table II.
According to these results, the nine-switch inverter

Figure - 4 Mode – 1 Operation
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can independently control both the amplitude and the
frequency for two loads.

V. SIMULATION RESULTS

Figure - 8 PWM output

Table -II Parameters of the simulation

Figure - 9 Phase current of Upper load

Figure - 6 Simulation Model of Open Loop (RL load)
Figure - 10

Phase current of Lower load

Figure - 11Line Voltage of Upper load

Figure - 7 PWM scheme employed in nine switch inverter
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The proposed inverters offers many
advantages like reduced switching devices compared
to conventional inverters, reduced switching losses,
less space, weight and cost.
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Abstract- This project presents a new dual-output resonant step down/up converter. The outputs are fed power from the
same supply one after another. The first output is a buck output and the second, a boost output. Soft switching condition is
achieved and losses are reduced. The converter is capable of operating in both continuous and discontinuous conduction
modes. The primary output is closely regulated by frequency control and the auxiliary output is cross regulated. A simulation
of the converter operating in discontinuous conduction mode, with closed loop control of the first output has been done and
the results are in alignment with the analysis. A hardware validation is under way.
Index Terms— step down /up converter, DCM, soft switching.

satisfy the ever-increasing requirements for smaller
size, lighter weight, and higher efficiency. These
techniques reduce the switching losses, enabling
high-frequency operation and, consequently, reduce
the overall system size. In general, the soft-switching
approaches can be classified into two groups: zerovoltage-switching (ZVS) approaches [2] and zerocurrent-switching (ZCS) approaches The ZVS
approaches are desirable for the majority of carrier
semiconductor devices such as MOSFETs, since the
turn-on loss caused by the output capacitance is large,
while the ZCS approaches are suitable for the
minority of carrier semiconductor devices such as
insulated gate bipolar transistors (IGBTs), since the
turn-off loss is large due to the current tail
characteristics. These days, IGBTs are replacing
MOSFETs for high-voltage high-power applications,
since IGBTs have a higher voltage rating, higher
power density, and lower cost compared to
MOSFETs.

I. INTRODUCTION
The requirement for multiple voltage levels,
to support different digital systems, on the same
board powered from one dc bus is inevitable now-adays. Usually there is one common dc bus from
which the individual supply voltages are derived. In
general, a switched-mode power supply (SMPS)
requires several converters; multiple output converter
approach is the effective way for high efficiency,
small size and low cost. The multiple-output dc–dc
converters are widely used in electronic equipment
such as PC appliance, industrial and military
applications. The key issue of the multiple output
converters is the regulation of the various output
voltages with less active and passive components.
There is a rapid market growth of batteryoperated portable applications such as digital
cameras, Personal digital assistants, Cellular phones,
MP3 players, medical diagnosis systems, etc. This
demands more and more efficient power management
systems. In this area, DC-DC Converters play a
critical role in keeping long battery life while still
providing a stable supply voltage along with the
required driving capability. The result is high power
efficiency, low cost and small size.
The pulse width modulation technique is
praised for its high power capability, fast transient
response, and ease of control. The pulse widthmodulated (PWM) dc–dc converters have also been
widely used in industry. For minimization of size and
weight, increasing switching frequency in the PWM
converter is required. However, increasing switching
frequency will result in more switching losses and
electromagnetic interference (EMI). Recently, for
solving this problem, a number of soft-switching
PWM techniques were proposed, aimed at combining
desirable features of both the conventional PWM and
resonant techniques features of both the conventional
PWM and resonant techniques[1].
There are various kinds of soft-switching
techniques for switching power converters in order to

II.PROPOSED CONVERTER WITH DUAL OU
TPUTS
Conventional
buck-boost-type
converters
include the basic pulse width modulation (PWM)
buck-boost and C´uk converters, which provide
negative voltage gain, and single ended primary
inductor converter (SEPIC) and Zeta converters
which provide positive voltage gain These converters
are widely employed as power supplies and PFC
regulators. In C´uk, SEPIC, and Zeta converters, the
coupling capacitor is the main energy storage element
and thus its voltage should be almost constant. A
significant disadvantage is the requirement of a large
capacitor
with
a
high ripplecurrent carrying capability[11].
The dual output resonant converter, used four
switches operating in DCM with two outputs. In the
proposed converter, two outputs have been obtained
using single inductor in discontinuous conduction
mode(DCM). The parameters of the converter has
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been

designed
and
simulated.
In this paper, resonant step-down/up dc–dc
converter is presented with dual output which
operates at DCM (Discontinuous Conduction Mode).
All the active components are attaining ZCS except
switch Q2, which attains ZVS . To acheive softswitching condition, switching frequency can be
increased to enhance the converter power density.
The circuit contains one inductor and coupling
capacitor Cr. The two ouputs are obtained using single
inductor.
A modified dual output resonant converter
(shown in
Fig.1) can generate buck and
boost outputs. The proposed converter topology has a
single input Vin and two outputs V1andV2,where V1
is for buck, V2 is for boost output C1 and C2
are the output capacitors.

Fig 2.Mode 1 operation

Fig.3.Mode 2 operation
Fig. 1 Proposed dual output converter

C. Mode 3(t3 to t4)

The rest of the paper is organized as follows.
First proposed resonant step down/up converter is
introduced and discussed in section. In section II,
the proposed converter has been analyzed in four
different modes. The closed loop control has been
explained in section III. The proposed converter is
simulated in section IV. The conclusion is
given in section V.

At t3, Q3 is turned on at ZCS, diode becomes
forward biased and the energy is transferred to the
load via capacitor c1.When the current becomes zero
Q3 is turned off. Thus buck output is obtained.

III. MODES OF OPERATION
The proposed converter operates inDCM(Discontinuo
us Conduction Mode).Switches Q1,Q2,Q3 and Q4 are
off in start- up phase. All the elements are considered
to be ideal. There are six modes of operation.
Fig.4.Mode 3 operation

A. Mode 1(t1 to t2)

.

D. Mode 4 to Mode 6
At t1,Q1 is turned on at ZCS and Cr is charged
in resonance with inductor(L).At t2,Ir reaches zero
and Q1 is turned off at ZCS. At this time Vr has
reached 2Vs+Vo.

Mode 4 to 6 is similar to mode 1 to 3, for the
second output.
IV. CLOSED LOOP CONTROL

B. Mode 2 (t2 to t3)

The schematic diagram of proposed resonant Step
down/up converter with closed loop control is
shown in Fig.6.
The output voltage is compared with
reference voltage to produce the error voltage. To
obtain a steady state and fast response a PI
controller is introduced. The error voltage is fed to

At t2,Q2 is turned on at ZCS, at the same time Q3 is
also turned on.The capacitor voltage is being
monitored, as soon as it becomes zero Q2 is turned
off.
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PI controller to produce a controlled output
voltage. The controlled voltage is given to the
comparator to produce required pulse for IGBT.

Fig. 7b.Gate pulse of switch

Fig. 7c.Gate pulse of switch Q3
Fig. 6 Simulation model of proposed resonant step down/up
converter

TABLE I
CIRCUIT PARAMETERS OF PROPOSED
SYSTEM

Fig. 7d.Gate pulse of switch Q4

To verify the analysis of the proposed converter
it is simulated using the values which are mentioned
in the above table.
V. SIMULATION WAVEFORMS

Fig. 8.Current waveform of inductor

Fig. 9a.Current waveform of switch Q1

Fig. 7a.Gate pulse of switch Q1

International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
57

A new dual output resonant step down/up Converter

VI. CONCLUSION
A new dual output resonant step down/up
converter has been discussed and simulated. The
converter operates in DCM. Soft-switching condition
is achieved independent of load. The converter is
analysed and its different operating modes are
presented. Closed loop simulation is performed using
PSIM and the results are as per expectation.
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Abstract- UPS is a device that provides battery backup when the electrical power fails or drops to an unacceptable voltage
level. Many facilities such as patient health care centres, data processing systems, telecommunication links, LAN servers,
rely on uninterruptible power supplies (UPS) to maintain a continuous supply of power in case of line outage. In addition to
requiring continuous power, many critical nonlinear loads are sensitive to the incoming line transients and input harmonic
voltage distortion. Conventional UPS systems operate to protect against such disturbances using complex filtering schemes,
often employing large passive components. Among the various UPS systems online UPS provides maximum protection to
such loads against any power problems. Because of multiple power conversion stages, online UPSs have been the most
complex and expensive type of systems. Today’s low cost, high performance Digital Signal Processors provide an improved
and cost- effective solution for online UPS design, making them software controllable, adding some facilities like remote
configuration and monitoring and other network management facilities. This paper presents the advantages of using real
time digital signal processing control of UPS systems.

filter out unwanted problems (such as
harmonics and electronic interference).
Overall we can say that UPS is mainly used to avoid
blackout and brownout in a power system.
What is brownout?
A brown-out is a condition of lower than normal
power line voltage being supplied by your local
utility or generating equipment. This condition may
be short term (minutes to hours) or long term (1/2 day
or more). A power line voltage reduction of 8 - 12%
is usually considered a brown-out.
What is blackout?

1. INTRODUCTION
High quality and availability of electrical power are
now strategic requirements for allsectors of the
economy. A breakdown can endanger the smooth
running of a company and generate considerable
financial costs. The failure of an electrical installation
can be a serious human risk, for the operators as well
as for the users. As testified by the “blackouts”
experienced by several countries in the recent past,
and also by more minor power shortages, the
frequency of supply problems continues to increase.
This trend could be further accentuated with the
deregulation of the electricity market and climate
change in addition to the disturbances generated by
the electric installations themselves. But solutions do
exist to protect infrastructures, buildings and
processes from any electrical supply failure. Among
these solutions, UPS is one of the most commonly
used today. Due to the emergence of new
technologies in the fields of digital signal processors,
microcontrollers and power electronic devices, the
power systems industry has evolved rapidly within
the last decade. The industry has also taken advantage
of the accelerated growth in the speed and memory
capacity of the digital controllers. Modern controllers
use programmable DSPs that enable the use of
intricate control algorithms.

A black-out is a complete loss of power for whatever
reason and is usually short term, as it is so serious
that the generating company will classify the situation
as an emergency. However, just occasionally a
catastrophe may cause a longer term black-out.
3. DIFFERENT UPS TOPOLOGIES
A variety of design approaches are used to
implement UPS systems, each with distinct
performance characteristics. The common design
approaches are as follows:
A. Standby
B. Line interactive
C. Double conversion online
A. Standby UPS
The standby UPS is the most common type used for
desktop computers. In the block diagram illustrated,
the transfer switch is set to choose the filtered AC
input as the primary power source and switches to
the battery / inverter as the Primary source fail.
When that happens, the transfer switch must operate
to switch the load over to the battery / inverter
backup power source (dashed path).The inverter only
starts when the power fails, hence the name standby.
With proper filter and surge circuitry, these systems

2. MAIN PURPOSE SERVED BY UPS:
i.

ii.

Provide a break-free supply of electrical energy
to protected loads in the event of a mains power
failure and in between mains failure and
generator start up.
Monitor and maintain voltage values to within
prescribed parameters, condition mains power
to negate the power snags associated with raw
mains energy (such as sags and surges) and
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can also provide adequate noise filtration and surge
suppression .In normal mode of operation, the load is
supplied by the a.c. input primary power via the UPS
switch. Additional devices may be incorporated to
provide power conditioning as voltage stabiliser
systems.

C. Double conversion on-line UPS
The block diagram of the double conversion on-line
UPS is the same as the standby, except that the
primary power path is the inverter instead of the AC
main. In normal mode of operation, the load is
continuously supplied by the converter/inverter
combination in a double conversion technique, i.e.
a.c. - d.c. - d.c. - a.c. When the a.c. input supply is out
of UPS preset tolerances, the UPS enters stored
energy mode of operation where the battery/inverter
combination continues to support the load for the
duration of the stored energy time or until the a.c.
input returns within UPS design tolerances,
whichever is the sooner. This type is often referred to
as an “On-Line UPS” because of the fact that the load
is always supplied by the inverter irrespective of the
condition of the a.c. input supply. But failure of the
input AC does not cause activation of the transfer
switch, because the input AC is charging the backup
battery source which provides power to the output
inverter. Therefore, during an input AC power
failure, on-line operation results in no transfer time.
Both the battery charger and the inverter convert the
entire load power flow in this design, resulting in
reduced efficiency with its associated increased heat
generation. This UPS provides nearly ideal electrical
output performance. Also, the input power drawn by
the large battery charger is often non-linear and can
interfere with building power wiring or cause
problems with standby generators.

Figure 1. Standby UPS model

B. Line interactive UPS
In normal mode of operation, the load is supplied
with conditioned power via a parallel connection of
the a.c. input and the UPS inverter. The inverter is
operational to provide output voltage conditioning
and/or battery charging. The output frequency is
dependent upon the a.c. input frequency. When the
a.c. input supply voltage is out of UPS preset
tolerances, the inverter and battery maintain
continuity of load power in stored energy mode of
operation and the switch disconnects the a.c. input
supply to prevent back feed from the inverter. The
unit runs in stored energy mode for the duration of
the stored energy time or until the a.c. input supply
returns within UPS design tolerances. In this design,
the battery-to-AC power converter (inverter) is
always connected to the output of the UPS. When
the input power fails, the transfer switch opens and
the power flows from the battery to the UPS output.
With the inverter always on and connected to the
output, this design provides additional filtering and
yields reduced switching transients when compared
with the standby UPS topology. In addition, the line
interactive design usually incorporates a tapchanging transformer. This adds voltage regulation
by adjusting transformer taps as the input voltage
varies.

Figure 3. Double conversion online UPS model

4. DSP CONTROL OF UPS SYSTEM
Most electronic loads served by UPS systems are
non-linear and thus generate harmonic currents that
must be filtered at the inverter output to reduce the
distortion to acceptable levels. The DSP controlled
UPS systems employs software controlled harmonic
conditioners with the ability to dynamically adopt to
changing load conditions for compensating load
harmonics without manual intervention. Today’s lowcost, high-performance DSP controllers, such as the
Texas
InstrumentsTMS320C24x,
provide
an
improved and cost effective solution for on-line UPS
design . The ‘C24x has integrated peripherals
specifically chosen
for
embedded
control
applications. These include: analog-to-digital

Figure 2.Line interactive UPS model
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converters (ADCs), PWM outputs, timers, protection
circuitry, serial communications, and other functions.
High CPU bandwidth and the integrated power
electronic peripherals of these devices make it
possible to implement a complete digital control of
on-line UPS. Most instructions for the ‘C24x,
including multiplication and accumulation (MAC) as
one instruction, are single cycle. Therefore, multiple
control algorithms can be executed at high speed,
making it possible to achieve the required high
sampling rate for good dynamic response. This also
makes it possible to implement multiple control loops
of an on-line UPS in a single chip. This results in
increased integration and lower system cost. Digital
control
also
brings
the
advantages
of
programmability, immunity to noise, and eliminates
redundant voltage and current sensors for each
controller. With fewer components, the system
requires less engineering time, and it can be made
smaller and more reliable. DSP control offers another
big advantage over traditional analog control -software. The extra DSP bandwidth is available for
implementing more sophisticated algorithms, as well
as communications to host systems and I/O devices
such as LCD displays. DSP programmability means
that it is easy to update systems with enhanced
algorithms for improved reliability. Most of the
Microprocessor –aided UPS systems continue to
depend on the analog op-amp controls and they lack
speed required for high frequency inverter control.
Therefore, harmonics are not eliminated in the output
wave form, insisting on the large output LC-filter
circuit. With the availability of low cost- high
performance DSP chips characterised by the
execution of most instructions in one instruction
cycle, complicated control algorithms can be
executed with speed, making very high sampling rate
possible for digitally controlled inverters. High speed
DSPs are now capable of executing over 30 million
instructions per second (MIPS).
The functional block diagram is as shown below:

5. Main ADVANTAGES OF USING DSP BASED
UPS
















No analog circuitry, thus no offsets, no
trimming (test, installation and
Maintenance cost saved)
Flexible configuration for many power sizes
(development cost saved)
Sophisticated switching algorithm, saving
power and system costs
PFC controller may be integrated in DSP,
sparing other analog part. The input
power factor offered will be unity (0.99); by
this need not oversize the
Backward supply sources for the UPS.
Control SW may be upgraded in the same
hardware, to fulfil different incoming
needs.
The UPS is having a DSP based digital
control. The technique offers a predictive
Waveform analysis, which predicts the load
pattern and correctness the waveform
to provide absolute sinusoidal waveform for
any kind of non-linear loads
High speed DSP control allows for real time
harmonic cancellation.
Flexible configuration for many power sizes.
Sophisticated switching algorithm saving
overall system costs.

6. NEED FOR PULSE WIDTH MODULATION
PWM is nothing but the control of UPS inverter
switching, under feedback control to realize the
desired output waveform and also to minimize the
harmonic content of the output voltage. Pulses are
generated whenever a carrier signal & modulating
signal crosses each other. These pulses are given to
thyristors and pulsating output is generated.
Depending on the number of output pulses generated,
switching frequency of inverter is determined. Width
of the pulses is proportional to magnitude of the
output sine wave and if the number of pulses per half
cycle is more, lower order harmonics will be
eliminated.
General PWM techniques for UPS:
A. Using Analog devices:
Analog PWM uses natural sampling technique, which
compares a sinusoidal modulating wave form with a
triangular wave (from a time-base generator) to
generate pulses.

Figure 4.Online UPS using DSP processor
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eliminate any steady state errors present. The result is
the necessary error compensation signal. A harmonic
distortion correction signal is then subtracted from
the error compensation signal and the result is applied
to the input of PWM inverter.
The above mentioned harmonic distortion
correction signal is generated in the negative
feedback loop. The Digital Signal Processor detects
the harmonic distortion signal within the output
voltage waveform and determines the amplitude of
real and imaginary parts of the harmonic components.
This process will be described for the cancellation of
the 5th harmonic, however, any harmonic whose
frequency is below half the sampling frequency can
be cancelled in the same manner.

Figure 5.PWM generation using sampling

B. Using Microprocessors
A digital PWM signal generator is interfaced
with a microprocessor. It calculates the pulse width at
every sampling instant. According to this calculated
width, the pulse generator generates the pulses with a
constant switching frequency.

Each frame of the converted digital output
from the A/D converter passes to a real and
imaginary component harmonic detectors for phases
a,b and c. For example, the harmonic distortion
waveform (Aa5) is processed by a signal correlation
function in order to detect the real and imaginary
values of the 5th harmonic. This function can be
written for phase ‘a’ as,

Where va (n) is the output voltage of phase a for some
time n.The distortion signal may be represented more
simply as
Figure 6.Use of Microprocessor for PWM

Where λa5r is the real component of Aa5, and λa5i is the
imaginary component of Aa5.
Once the harmonic distortion signal (Aa5,
Ab5 and Ac5) is detected by the signal correlation
function, the amplitudes of the real and imaginary
components of the 5th harmonic are computed by
averaging the amplitude components of the three
phases as shown below.

The amplitude components are then applied to a PI
compensator to generate the harmonic distortion
correction signal necessary to cancel harmonic
distortion from the output voltage. The resulting
harmonic distortion correction signal is then
subtracted from the error compensation signal and
applied to the input of the PWM inverter to produce
an output voltage waveform free of harmonic
distortion. The same technique can be applied to
eliminate still higher harmonics like 7th, 9thetc.,
below figure shows the operation of UPS
without harmonic conditioner

Figure 7 block diagram of DSP control with PWM inverter
control circuit:

Description
The output of the UPS PWM inverter is sampled and
converted to an rms voltage that is processed in a
negative feedback loop. The actual inverter output is
compared to a software rms reference value to
determine the error voltage. The error voltage is then
passed through a proportional integral (PI) control to

International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
62

Digital Signal Processor based Online UPS

C. Interactive communication: DSP controls the UPS
in its entirety and outputs on a serial interface all the
supervision reports, for automatic shutdown of
servers, for communication on a LAN network, the
Internet and Intranet and for IT maintenance which is
carried out without switching the equipment off.
D. Knowing the history: The control software
provides users with operating and historical data in
the form of clear read-out monitors, aiding them in
taking any decisions.
.
8. AN ANALYSIS ON ENERGY SAVING

Figure 8.UPS operation with harmonic conditioners disabled.

The following analysis data is based on approximate
estimations.
We consider the 60 KVA system the Input KVA
demand
is calculated by
Input power = output power (KVA)/(efficiency*input
p.f)
If DSP based (u.p.f) system input power =
60/(0.9*1)=66 KVA
Others input power = 60/(0.8*0.8) = 93.75 KVA

But with all-harmonic conditioners enabled, the
output voltage wave is like below:

9. CONCLUSION
The conventional methods of UPS control and with
using DSP, how the UPS control can be made more
users friendly, its advantages are discussed in the
paper. No doubt, DSPs are going to lead the market
of control inverters in near.DSP based UPSs are
becoming more and more popular since they offer
additional features, cost savings and time savings in
both manufacturing and servicing. By incorporating
network management features
in to them, UPSs also can be brought under the broad
group of remote controllable equipments. From
servicing
Point of view remote control is very essential since it
helps tele- monitoring.

Figure 9. UPS operation with 5th and 7th harmonic
conditioners enabled

Hence, the DSP controlled inverter and harmonic
conditioners operate to provide Sinusoidal load
voltages even under varying non-linear load
conditions while preventing higher operating
temperatures due to additional harmonic currents.
7. ADVANTAGES OF USING DSP IN UPS
A. High reliability and low dimensions: with the
DSP, the number of electronic components is halved,
thereby reducing processing time and failure
probability and increasing reliability and eliminating
the use of redundant current and voltage sensors.
B. Precision: the DSP controls the electrical values
directly, guaranteeing extreme precision and stability
of output voltage and avoidance of noise due to
distorting loads.
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Abstract — Modular multilevel inverters are suitable for high voltage high power applications such as HVDC transmission ,
high power motor drives , electric railway supplies etc.Modular multilevel inverter consists of number of submodules.The
number of submodules depends upon the voltage level required . The quality of output voltage increases with increase in
number of levels thereby eliminating the need for output filters with increased number of levels . Three level , Five level and
seven level modular inverters are simulated and their parameters are compared.The principle of operation and carrier based
pulse width modulation for seven level modular inverter is discussed.
Index Terms — Modular multilevel inverter , Phase disposition pulse width modulation(PDPWM) , submodule.

required.Internal diagram of submodule is shown in
Fig:2. Each module consists of two switches and
hence the total number of switches will be 4(N-1).
Even though MMI requires more number of devices
compared to other multilevel inverter topologies, it
has lower on state and switching losses. This is due to
low switching frequency of the device and the
simultaneous operation of upper and lower arms so
that each arm contributes only half of the phase
current [5]. The two switches in the submodule are
complementary to each other. That is if S1 is ON S2
OFF vice versa .If S1 is on and S2 is off submodule is
said to be bypassed and Vo=0.If S1 is off and S2 is
on then submodule is said to be inserted and Vo=Vc.
If S1 and S2 off then submodule is said to be blocked
and this state is not considered for MMI operation.
Bypassed submodule with the lowest voltage is the
candidate to be inserted and the inserted submodule
with the highest voltage is the candidate to be
bypassed when the arm current is charging.The
bypassed submodule with the highest voltage is the
candidate to be inserted and the inserted submodule
having the lowest voltage is the candidate to be
bypassed when the arm current is discharging.

I. INTRODUCTION
Modular Multilevel Inverter(MMI) is very useful in
future. Since in future we require a energy efficient
power conversion.MMI can use for high voltage dc
power transmission ,connecting renewable energy
sources to main grid etc. The advantages of using
HVDC transmission system compared to AC
transmission
system
[1]
make
use
of
MMI.Conventional two level inverters have several
disadvantages such as it require a filter circuit.To
overcome this disadvantage MMI is used.MMI is a
flexible topology using which different ranges of
voltages and powers can be obtained. MMI consists
of number of submodules[2].By varying the number
of submodules number of voltage levels can be
increased. In MMI we require only two voltage
sources. Carrier Disposition PWM(CDPWM)
consists of three modulation techniques. They are
Phase Disposition PWM(PDPWM),Phase Opposition
Disposition PWM(PODPWM)
and Alternate
Opposition Disposition PWM(
APODPWM).In
PDPWM all carriers are in phase whereas in
APODPWM there is phase shift of 180 degree
between the carriers of adjacent bands. In PODPWM
all carriers above the zero reference are in phase and
all carriers below the zero reference are also in phase
but with a phase displacement of 180 degree with
respect to the carriers above the reference [3].
II. MODULAR MULTILEVEL INVERTER
The structure of MMI is shown in Fig:1 .This circuit
is used for single phase. Each phase leg of the
converter has two arms. Each one constituted by a
number N of the submodules.In each arm there is also
a small inductor to compensate for the voltage
difference between upper and lower arms produced
when a submodule is switched in or out[4]. For N
level inverters 2(N-1) modules are

Fig : 1 Structure of MMI
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In order to get 1/3 Vdc, any one of the six upper
modules should be inserted and the other five should
be bypassed. In case of lower modules, any five
among the six should be inserted and the rest one
bypassed.
3) 1/6 Vdc For obtaining 1/6 Vdc , any two upper
modules and any four lower modules should be
inserted and the rest bypassed.
Fig :2 Submodule Structure

4) 0 Zero voltage level is achieved by inserting any
three upper modules and any three lower modules.
The other modules should be bypassed.

S1 is termed asmain switch and S2 is termed as
auxillary switch.

5) -1/2 Vdc For obtaining ½ Vdc, the upper six
auxiliary switches andlower six main switches should
conduct.

III. THREE LEVEL MMI
Number
of
submodules
required=2(N-1)
=2(3-1) =4
The switching combination to make three level MMI
is given as 2
1) Vdc/2 Upper two submodule have to be bypassed.
That is upper two main switches should conduct and
lower two auxiliary switches should conduct.

6) -1/3 Vdc In order to get 1/3 Vdc, any five of the
six upper modules should be inserted and the other
one should be bypassed. In case of lower modules,
any one among the six should be inserted and the rest
five bypassed.
7) -1/6 Vdc For obtaining 1/6 Vdc , any four upper
modules and any two lower modules should be
inserted and the rest bypassed.

2) 0 Any one of the auxiliary switch at the upper arm
and lower arm should conduct.
3) –Vdc/2 Lower two main switches should conduct
and upper two auxiliary switches should conduct.

VI. PWM SWITCHING TECHNIQUE
IV. FIVE LEVEL MMI
Phase disposition pulse width modulation(PDPWM)
technique is used here.PDPWM has all the carriers
which are above as well as below the zero reference
to be in phase. An n level inverter requires (n-1)
carrier signals.Hence for a seven level inverter six
carrier signals are compared with a single sinusoidal
wave.Modulation index is taken as 0.866. The pulses
produced by PDPWM is then provided to appropriate
switches.

Number
of
submodules
required=2(5-1)
=8 The switching combination to make five level
MMI is given as
1) Vdc/2 Upper four main switches should conduct
and lower four auxiliary switches should conduct.
2) Vdc/4 Any one of the upper submodule should be
inserted and three lower submodule also to be
inserted.

VII. SIMULATION CIRCUIT AND RESULT
3) 0 Any of the two submodule from the upper arm
and lower arm need to be inserted.

Fig : 3 represents the simulation circuit for PWM
generation of seven level inverter. It requires 6 carrier
signal.

4) -Vdc/4 Upper three submodule and any one of the
lower submodule should insert.
5) -Vdc/2 Lower four sumobule should bypass.
V. SEVEN LEVEL MMI
Number
of
submodules
required=2(7-1)
=12 The switching combination to make seven level
MMI is given as
1) 1/2 Vdc
For obtaining ½ Vdc , the upper six main switches
and lower six auxiliary switches should conduct.
2) 1/3 Vdc

Fig: 3 Simulation diagram of PDPWM
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PDPWM OUTPUT

Fig:8 Line to neutral voltage waveform of seven level inverter
Fig: 4 Phase disposition PWM with six carriers and a sine
wave.

VIII. COMPARISON

SEVEN LEVEL MMI CIRCUIT

From figure 6, it can be observed that three level
modular inverter has three voltage levels of 150V,
0V and -150V.Figure 7 shows the five voltage levels
of five level modular inverter at 150V, 75V, 0V, 75V and -150V.Seven voltage levels i.e. 150V, 100V
, 50V, 0V, -50V, -100V and -150V of seven level
inverter can be observed from figure 8.
Table :1 Comparison of parameters

IX. CONCLUSION
Three level, five level and seven level modular
inverters were simulated and compared. It was
observed that as the number of level increased the
need for filter circuit reduced. Voltage stress across
each switch was also reduced with the increased
number of levels. Switching of submodule is done by
PDPWM method.
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Abstract- Portable applications require multiple supplies with different output levels and some applications also require
negative outputs. Single inductor multiple output dc-dc converter are capable of generating buck, boost and inverted outputs
simultaneously. To generate the inverted output the power flows from load to supply (i.e. from boost output to the supply)
which increases cycle time and losses in the conventional triple output converter. To overcome this, an improved triple
output converter with minimum hardware is proposed. The buck, boost and inverted output of proposed converter can be
independently controlled. The cycle time and power losses are minimized and the efficiency is increased in the proposed
converter. The simulation of this converter was done and the results closely match with the expected values.
Keywords: DC-DC converter, Single inductor multiple output (SIMO) converter ,Single inductor triple output (SITO)
converter, buck-boost- inverted outputs, cycle time.

such as LED backlight, liquid crystal display (LCD)
monitor, and several signal-processing utilities.
Applications may require step-down, step-up, or at
times even a bipolar supply (e.g., in flat panel LED
displays) from the same battery supply.
Bipolar supplies also find a wide range of
application in organic light emitting diodes (OLEDs).
As a result, the design of a power management IC
typically comprises boost to step-up, buck to stepdown, buck-boost to generate negative supply, and
linear regulators to meet different supplies for various
circuit applications. SIMO switching converters
capable of generating buck and boost simultaneously.
As in the case of generation of inverted output from a
dc supply, traditionally, buck-boost topology has
been used.
The conventional triple output converter with buck,
boost and inverted outputs has the problem that the
power flow is from load to supply to generate the
inverted outputincreases the cycle time, losses and
reduces the efficiency. The problem mentioned above
can be overcome by the proposed converter using the
two inductors. The value of thesingle inductor in
conventional model is splitted for the two inductors in
the proposed model.The advantages of the
proposedtopology isthat it increases the efficiency
with minimum hardware components.

I. INTRODUCTION
In recent years, the multi-output DC-DC converters
have been used in many portable and handheld
consumer applications, such as MP3 players and
digital cameras for the requirement of small-size and
light-weight. Conventionally, the transformer-based
multi-output DC-DC converters are widely employed
to provide multiple output voltages. However, the
drawbacks of these transformer-type converters
include the amount and cost of electronic components
and circuit volume.
The single-inductor multi-output DC-DC
converters were developed to effectively reduce the
amount of electronic components for providing
multiple output voltages. Portable applications that
require multiple different supply voltages because of
their low-cost and smaller-area characteristics. The
single inductor multi output can provide more than
one output while it requires only one off-chip
inductor that helps in saving the area and reducing the
overall cost since the inductor is high cost component
of a switching converter.
SIMO converters can support more than one
output while requiring only one off-chip inductor,
promising many appealing advantages, in particular
the reduction of bulky power devices, including
inductors, capacitors, and control ICs. The cost of
mass production is remarkably reduced, and SIMO
therefore shows up as the most suitable and costeffective solution in the future development of dc–dc
converters, attracting many producers with various
application in portable device.
II. PROPOSED SINGLE INDUCTOR TRIPLE
OUTPUT DC-DC CONVERTERS
Portabledevices commonly composed of a
variety of submodules can provide several functions,

Fig. 1 Proposed circuit diagram of an improved triple output
converter
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An improved triple output converter (shown in
Fig.1) can simultaneously generate buck, boost and
inverted outputs. The proposed converter topology
has a single input Vin and three outputs V1,V2 and
V3. The output V1 is for boost, V2 is for inverted
output and V3 is for buck output. C1, C2, and C3 are
the output capacitors to the outputs V1, V2, and V3,
respectively, whereas R1 ,R2 , and R3 define the
loads at the corresponding output nodes. These three
outputs are achieved by using two inductors (L1, L2)
with three switches (S0, S1 and S2). In the proposed
configuration, the voltage levels of all three outputs
can be adjusted by varying the duty cycles of
switches S0, S1, and S2. S0 turns ON for the time
d0Ts, S1 turns ON for the time d1Ts and S2 turns ON
for the time d2Ts.
The inductor L1 is charged through switch S0as in
Fig. 1 during d0Ts and simultaneously L2 also
charged through switch S2 during d2Ts.Once S0 is
turned OFF, D1 turns ON to drive the inverted output
(V2). After that, the switch S2 is turned off and the
diode D2 turns ON to generate the buck output
(V3).The boost output requires more energy to
produce the output voltage.The inductor L2 is
charged more by turning on the switch S1 during
d1Ts. Once S1 is turned OFF, D3 turns ON to
produce the mandatory boost output (V1).

flows from inductor L1 through D1) to drive the
inverted output.
C. Mode 3
In this mode, the switch S2 is turned OFF when
the requirement of buck output is met. The switch S1
is turned ON because the boost output requires more
energy to produce the output voltage. The inductor
L2 is charged more by turning on the switch S1.
D. Mode 4
At the end of mode 4 all the switches are turned
OFF. Only the diode D3 is made on to generate the
boost output. The current flows from inductor L2
through D3 and it drives the boost output.

Fig.3 Equivalent circuits for modes 3&4

III MODES OF OPERATION

IV. DESIGN EQUATIONS

There are five modes of operation in proposed SITO
converter.
A. Mode 1
Initially the inductors L1 and L2 needs to be
charged simultaneously and this condition is termed
as mode 1. During d0Ts andd2Ts the switches S0 and
S2 are turned ON, the switch the inductors L2
charges and feeds the power to the buck output.

Fig. 4a Inductor current waveforms of L1 and L2

The current waveforms of inductors L1 and L2 are
shown in Fig.5a.

Fig. 2 Equivalent circuits for modes 1&2

B. Mode 2
In mode 2, the switch S0 is turned OFF and the
diode is made ON.The negative energy stored in the
inductor L1 is discharged through D1 (i.e. the current
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Calling Ts/L1 = a, solving the eqn (1)&(2), m=√14a
and solving the eqn (4)&(5), n= √19.2a. If n>m,
n2>m2 ,

Since current is continuous, d2=(1-d1).The voltage
for the inverted output is given by the equation,

Solving for duty cycles for the switches S2 and S1 we
get, d1=2/√14a, d2=(√19.2a-√14a)/12a.
Let
a=P2,0.535+0.365-0.312+0.365=0.95P.
Therefore, P=1,a=1.
The values are d1=193° and d2=19º. These duty
cycles are for switches S2 and S1(i.e. for boost and
buck outputs).
Solving for inductor L1, we know a=Ts/L1
(Ts=20µs,a=1)

Therefore, L1=20µH. For inverted output,

Solving the eqn (7) the value of the duty cycle d2
is106º.
From equations (11),(14) and (15), we can calculate
the output voltages for buck, inverted and boost.
IV.SIMULATION RESULTS

The schematic diagram of proposed SITO
converter is shown in Fig.6.

Fig. 4b Inductor current waveforms of L1 and L2

From the waveform shown in fig.5b,

Fig. 5 Simulation model of proposed SITO converter

TABLE I. CIRCUIT PARAMETERS OF PROPOSED
SYSTEM

PARAMETERS

VALUES

Supply voltage Vin

12V

Switching frequency F

50KHz

L1

20µH

L2

141.2µH
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C1

100µF

C2

100µF

C3

100µF

R1

30Ω

R2

10Ω

R3

5Ω

Output voltage V1

24V

Output voltage V2

-5V

Output voltage V3

+5V

Fig. 7c Diode Current Waveform ID3

SIMULATION WAVEFORMS

Fig. 8a Switch Current Waveform of S0
Fig. 6a Inductor current waveform of L1

Fig. 8b Switch current waveform of S1
Fig. 6b Inductor current waveform of L2

Fig. 8c Switch current waveform of S2
Fig. 7a Diode Current Waveform ID1

Fig. 9a Gate pulse for switch S0

Fig. 7b Diode Current Waveform ID2
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V. CONCLUSION
In this project an improved triple output dc-dc
converter with simultaneous buck, boost and inverted
output is presented with reduced hardware.The buck,
boost and inverted outputs can be independently
controlled. And also the power loss and the cycle
time are minimized so that the efficiency of the
converter is increased.The converter is analyzed and
its different operating modes are presented. The
simulation of the converter was done. This topology
can however, be extended to generate a desired
output from among positive and negative buck or
boost outputs.

Fig. 9b Gate pulse for switch S1
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DC BUS VOLTAGE CLAMP METHOD TO PROTECT OVERVOLTAGE & INSULATION FAILURES IN ADJUSTABLE SPEED
DRIVES
MAHESWARI MUTHUSAMY1 & K.MADHAVAN2
Department of EEE, Hindustan University, Padur, Chennai.

Abstract-This project investigates the effect of PWM switching and long cable length on the voltage insulation components inside an
adjustable speed drive (ASD). This project shows that high potential voltage insulation issue may exist on various components inside the
ASD and cause earlier failures under very long cable or multiple drive conditions. A system model to describe this phenomenon is described
in the project. A dc bus voltage clamp circuit is proposed to reduce these voltage stresses. The effectiveness of this circuit is verified by both
simulation and experimental results.

VOLTAGE STRESSES IN ADJUSTABLE
SPEED DRIVE

INTRODUCTION
Nowadays, the physical sizes of the ASD
drive and its high voltage components have been
reduced dramatically to remain competitive. Typical
ways of reducing drive size is to replace the bus bars
with printed circuit board (PCB), to integrate high
voltage component with low voltage circuitry, to
shrink the component sizes, and to reduce or remove
unnecessary components. All above optimizations
may increase voltage stresses of these components
and cause unexpected voltage failures.
A simple dc bus voltage clamp circuit is
introduced to help reduce the voltage stresses. This
circuit has the minimum number of components:-two
diodes; one capacitor; and one resistor. It clamps the
voltage stresses of the ASD components to slightly
higher than dc bus voltages. One advantage of this
circuit is that it only operates when the GND is higher
than dc+ or is lower than dc−. The wattage losses of
the overall system and the voltage ratings of the
discharging capacitors can be very low. Simulation
results are provided in the paper to verify the
effectiveness of the circuit.

High Voltage Components and Their Voltage
Stresses in ASD Drive
One characteristic of ASDs is to use low
voltage control signals to control high voltage
switching devices. Based on their functionality, there
are two types of high voltage components.
The first type of components are the main circuit
components that transfer power from line to load
side, including inverter IGBT, rectifier diode/SCR, dc
link choke, dc bus capacitor, snubber capacitor, and
etc. They are all located in the differential mode
(DM) circuit and their voltage stresses are generally
no higher than the dc bus voltage. Selection of
voltage ratings for these components is
straightforward.
The second type of components provide protective
separation between the control circuit and the main
circuit, including opto-coupler, PCB, sensors,
voltage/current transducer, switch mode power
supply (SMPS) transformer, and etc. The high
voltage (HV) sides of these components are either no
higher than the positive bus or no lower than the
negative bus. The low voltage (LV) sides are the
control voltage that is very close to GND voltage.
Therefore, the insulation voltage of the protective
separation component can be approximated as the
voltage between GND and the dc bus terminals.
Selection of the voltage ratings for these components
may be influenced by the operating condition heavily.

ADJUSTABLE SPEED DRIVES
Adjustable speed drive (ASD) or variable-speed drive
(VSD) describes equipment used to control the speed
of machinery. Many industrial processes such as
assembly lines must operate at different speeds for
different products. Where process conditions demand
adjustment of flow from a pump or fan, varying the
speed of the drive may save energy compared with
other techniques for flow control. The speeds may be
selected from several different pre-set ranges, usually
the drive is said to be adjustable speed. If the output
speed can be changed without steps over a range, the
drive is usually referred to as variable speed.
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phase to the neutral point of the load and the neutral
point of the load to system ground. As per the
definition, the common mode voltage is the voltage
across the neutral point of the load and the system
ground. Since in a balanced system, the sum of all
three phase-to-neutral voltages is zero, the voltage
from neutral to ground (common-modevoltage) can
be defined in terms of phase to ground voltage.
In inverter-driven AC machine, there exists a
common-mode voltage because the voltage source
inverter does not constitute an ideal balanced source.
In an inverter-driven system, the common mode
voltage (Vcom or VN-G) can also be defined as the
voltage across the stator neutral (N) and the DC bus
mid-point (M) because from a high-frequency
viewpoint, the DC bus mid- point (M) is same as the
electrical ground (G) of the system
. The common mode current (icom) is defined as the
instantaneous sum-total of all the currents flowing
through the output conductors. Stray capacitances of
the motor cable and inside the motor are the paths of
this current, and a source of EMI noise problems

Fig..1 Schematics of a standard ASD with common mode and
cable models:
(a)Diagram of an ASD drive with SCR front end; (b)
Components that are exposed to high voltage stresses

PROPOSED METHODDC BUS VOLTAGE
CLAMP METHOD

Differential Mode Voltage between DC Bus
Terminals to the GND
The voltage stresses between the ground and the dc
bus terminals can be calculated by adding the
common mode and differential mode components.For
the differential mode circuit, this voltage stresses can
be approximated as half the dc bus voltage for a Y
groundedsystem.

The projects havedeals with a protective circuit that
may be used to provide over voltage protection for an
ASD. The protective circuit provides the benefits of
fewer components with lower power ratings than
existing protective circuits. This protective circuit
may be incorporated directly in the ASD for
continuous protection or mounted externally and
connected to the ASD under the operating conditions
that require the circuits. This flexibility for mounting
the protective circuit allows the capacitor of the
protective circuit to be sized either in relation to
capacitive elements on the DC bus within the ASD or
according to external capacitance observed at the
output of the ASD. In addition, the circuit is only
operative during an overvoltage condition, allowing
for power ratings lower than would be required for
continuous operation
The power supply having a DC bus providing a DC
voltage across a positive and negative bus rail. The
DC bus is connected to one or more inverters which
provide power to windings of an electric motor. The
DC bus has at least one capacitive element connected
across the positive and negative bus rails. This circuit
for reducing electrical transients on the DC bus
including at least one damping element having a
resistor and a damping capacitor connected in parallel
with the resistor. A first and a second diode are
connected in series with a damping element between
the common point and the positive and negative bus
rails, respectively. The direction of conductance of
the first diode is from the common point to the
positive rail, and the direction of conductance of the
second diode is from the negative rail to the common
point.

whereVpgpk_DM is the maximum voltage between
positive dc bus and the GND in differential mode
circuit, Vngpk_DM is the minimum voltage between
negative bus voltage and the GND in differential
mode circuit. For a corner grounded system, the
maximum voltage stresses between dc bus terminals
to the GND can be as high as dc bus voltage between
positive bus and the GND and as low as negative dc
bus voltage between negative bus to the GND as
shown indifferrntial mode circuit

COMMONMODE VOLTAGE IN INVERTERDRIVEN AC MACHINES
In a three-phase AC system, the common-mode
voltage can be defined as the voltage difference
between the power source ground and the neutral
point of a three-phase load. If the load is an AC
motor, the neutral point of the load means the stator
neutral of the motor
In a three-phase AC system, the phase to ground
voltage can be written as the sum of the voltage from
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The damping circuit is used to reduce electrical
transients across the capacitive elements of a DC bus.
The diode connected in series with the damping
element as a switch to engage the damping circuit
only when it is needed, allowing for lower power
rating on the damping circuit components.

3) Discharging mode
STANDBY MODE
During normal condition, the voltage of the GND is
always lower than the dc+ and higher than dc−, both
diodes are anti-biased. The voltage across the RC
snubber circuit is zero as shown in Fig.4.The voltage
difference between GND and bus terminal is less than
Vdc = Vdc+ − Vdc−.

BLOCK DIAGRAM

Fig 4. Standby mode

CLAMPING MODE
If the GND is either higher than dc+ or lower than
the dc−, one of the diode starts to conduct. The
common mode energy will be transferred to the RC
snubber circuit, since the capacitance of this snubber
circuit is selected to be much higher than the overall
cable and motor common mode capacitance. The
potential of the GND will be clamped to one of the
two dc bus voltages (dc+ or dc−). Fig.5.shows a
circuit diagram at this mode when Vgnd is higher
than Vdc+. The voltage differ-ence between GND
and bus terminal is slightly higher than Vdc=Vdc+ −
Vdc−.

Fig.2 Block diagram of the proposedmethod

PROPOSED VOLTAGE CLAMP METHOD

Fig 3.proposed voltage clamp circuit

The Fig 3.shows the proposed voltage clamp circuit
for an ASD drive. It consists of three types of
components.
Two diodes clamped between the positive and
negative bus voltage.
A clamping capacitor between the neutral of the two
diodes and the GND. The snubber capacitance is
generally selected to be higher than the common
mode capacitance of the cables and motors. The
leakage inductance between the capacitor to the dc
bus terminal should be designed as low as possible.
A discharging resistor in parallel with the clamping
capacitor.

Fig.5. Clamping mode

DISCHARGING MODE:
After the PWM switching transient is over, the GND
potential is low than dc+ and higher than the dc−.
Both diodes return to off condition. The energy of the
snubber capacitor is now discharged by the snubber
resistor. After all energies are discharged, the system
goes back to standby mode. The voltage difference
between GND and bus terminal is still less than Vdc
= Vdc+ −Vdc−.

MODES OF OPERATION
There are three operation modes of the clamp circuit.
1) Standby mode
2) Clamping mode
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SIMULATION BLOCK DIAGRAM AND
RESULT FOR WITHOUT CLAMP SYSTEM

Fig.6. Discharging mode

SELECTION OF CLAMPER ELEMENTS:
Follow these tips when fine tuning the clamping
snubber: The diode selection is critical, make sure
that the diode can handle a voltage greater than any of
the spikes in the circuit, and that it can handle the
peak current. It's better to over-specify this one
component from the start.
Monitor the voltage between the diode and the
resistor. This should be a nearly DC value. If it is
chopped then either the capacitor is too small, or the
diode has too low of a voltage rating.
There is a trade off between the clamp voltage and
the power that the circuit dissipates. The lower the
snubber voltage, the hotter all of the components will
get.
Make sure the capacitor has a high voltage rating.
The rating must be greater than the expected
clamping voltage.
Adjust the clamping voltage by raising or lowering
the resistance, with all other components fixed.

Fig .7.Simulink model for without clamp system

SIMULATION BLOCK DIAGRAM
RESULT FOR PROPOSED SYSTEM

ADVANTAGES
The proposed method has the following advantages.
It has the minimum number of components, only two
diodes and a RC snubber circuit is needed.
The voltage across the capacitor is zero majority of
time, the voltage stresses on the clamped capacitor is
much lower than other topologies.
The circuit only starts to operate when the GND
potential is higher than dc+ or lower dc−. The
wattage losses of the discharging resistor can be
much lower than any other circuit that operates all the
time.

Fig 8 Simulink model for with clamp system

DESIGN OF SNUBBER CIRCUIT
The voltage equation is given by
VS=(RS+RL)i+L(di/dt)
L=VS/(di/dt)max
Snubber resistance R=(L/VS).(dV/dt)max Snubber
capacitance C=(2D/RS)2L
Where D is the damping ratio or damping factor
Fig 9. voltage stresses of dc+ to GND comparison
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Fig 10 voltage stresses of dc_ to GND comparison

CONCLUSION
It should be noted that the main focus of this circuit is
to protect the drive component from voltage failure
due to PWM switching of the inverter. For all above
cases, the voltage stresses between dc bus terminals
to the GND are much higher than the dc bus voltage
without the clamp circuit. After the clamp circuit is
added, the voltages are slightly higher than dc bus
voltage. The effectiveness of the circuit is clearly
verified through the simulation result.
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Abstract—Distributed Generation is defined as the type of electrical power system with the capability of de-centralized
power generation. When the generated energy from the distributed generator (DG) is more than its local demand, the excess
power is fed to the grid resulting in an active grid, against the existing passive grid. In this integrated power system if a fault
occurs, the DG may contribute to a greater value of fault current than the feeder depending on its location. This leads to a
phenomenon called Blinding of Protection. A solution for this blinding of protection during the integration of DG into an
11kV system is discussed in this paper. The chances of occurrence of blinding of protection in an existing grid system is
analyzed considering the positions of DG
Keywords-Distributed Generator; Fault ride through; Automatic reclosing of breakers; Faults; Protection Issues; Blinding
of protection; Islanding.

I. INTRODUCTION

II. EXISTING DISTRIBUTION NETWORK

Increasing demand for electricity under limited
availability and supply of non-renewable resources
has resulted in an energy crisis. Each and every
development in the present age depends mainly on
the presence of electrical energy. To have sustained
and continuous development, the depletion of nonrenewable sources should be compensated with some
other sources of energy. A feasible solution to this
problem is to generate energy from a renewable
resource wherever it is available and utilize it to meet
the demands in the vicinity of generation. IEEE
defines Distributed Generation (DG) as the
generation of electricity by facilities that are
sufficiently smaller than central generating plants so
as to allow interconnection at nearly any point in a
power system. The utilization of environmentally
clean Renewable Energy Sources (RES) results in
improved reliability and energy security for the
existing power system network. As the distributed
energy sources are very close to the utility systems,
transmission losses can be reduced to a great extent.
The distributed generation has other advantages as
well - improved grid asset utilization, reduced
Transmission & Distribution congestion, improved
grid reliability and power quality, better energy and
load management, ancillary services such as voltage
stability and national security. Though the distributed
generation has many merits, it also has variety of
problems during grid integration; in protection of
distributed generators when it is connected with the
existing utility grid.
These issues should be
addressed effectively or else the reliability and
quality of the electrical power supply will be poor.
The issues encountered during grid integration and
protection, in particular Blinding of Protection (BOP)
is discussed in the forthcoming sections. A feasible
solution for it is also proposed.

The existing power system network has power
generating stations at locations where the nonconventional sources are abundantly available. This
requires transmission of generated power across
large distances resulting in transmission line losses.
Currently, the utility systems are passive in nature
i.e., distribution system only draws power, does not
supply any. This makes the design of power system
simple as the power flow is unidirectional. Voltage
regulation can be maintained within the limits up to
the farthest load. If any fault occurs in the power
system network, it will always be fed by the grid
source only. The power supply is entirely centralized.
Only the loads inject harmonics and the generation is
designed to account them. Protection systems against
under voltage, over voltage, under frequency can be
installed to improve the system stability and quality
of electric power distributed.
III. DISTRIBUTION NETWORK WITH DG
The generalized concept of distributed generation
is that each load connected to the utility grid has its
own generating capability. This results in the load
becoming self sustaining to an extent. The existing
grid system contribution can be reduced as a part of
the demand is shared by distributed generators. When
there is excess power, the surplus may be fed to the
grid. The injection of power into what was initially a
pure consumer of power results in the passive
network becoming active.
IV. GRID INTEGRATION ISSUES [1]
The penetration level of DG units in the power
distribution system is expected to be very high in the
near future. In the current scenario of depleting
conventional energy sources, RES, comprising of
wind turbines and solar photo-voltaic systems to a
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large extent, will be connected very rapidly to the
utility network. The operation of a distribution system
with a large number of DG units leads to the
following issues:
 Voltage profiles change along the network,
depending on how much power is produced
and consumed at that system level. This
behaviour is different from that of a typical
unidirectional power flow network.
 Voltage transients will appear whenever the
distributed generators are connected or
disconnected from the grid. These
engagements and disengagements with the
grid, even under healthy conditions of the
distribution system may be frequent due to
intermittent nature of the renewable
resources itself.
 System fault level increases as fault will
now be fed by both the DG and the grid
source.
 Load losses change as a function of
decentralized production and instantaneous
demand.
 Power quality may be affected if power
electronic converters required for DG are
used without regulating their contribution to
harmonics
 Lack of co-ordination between utility
protection and DG protection would
decrease system reliability
To guarantee proper and efficient operation of a
DG interacting with grid, the DG should meet certain
standards of a few parameters and some
predetermined conditions at all times such as:
 Output voltage to the bus at voltage level of
the grid
 Frequency of operation of DG same as that of
the grid
 Voltages of DG in phase with that of the grid
Any distribution network may be considered as a
reliable one if the voltage levels and frequency lie
within prescribed limits. Hence to maintain the
reliability of the supply system, over current, under
voltage, over voltage and under frequency relays
should disconnect the DG unit automatically
whenever voltage and frequency falls outside the
limits or current increases above a preset level. The
DG installation can be reconnected to the grid with
the aid of synchronizers, when these electric
parameters are stable again and within the specified
standards.

and consumption due to which larger reserve
capacities are needed to mitigate the fluctuation of
energy production. Beside the active power
deviations, uncontrolled reactive power transfer may
also heavily affect the voltage levels.
Control of voltage level is important to ensure
reliable power supply. The connection of DG to the
distribution system leads to modification in the
voltage profiles on the distribution network with a
possible increase in voltage along the connection line.
This voltage modification depends on the DG unit
power rating, location of the DG in the distribution
system as well as on the power factor and the
structure of the network. With the integration of DG
in the existing grid system, the reactive power flow in
the network is varied, resulting in the variation of
voltage profile of the system. Over-voltages may
occur due to reverse power flow, if the downstream
DG output exceeds the downstream feeder load,
resulting in an increase in feeder voltage with
increase in distance. If the voltage at substation is
held near the maximum allowable value, voltages
downstream on the feeder can exceed the acceptable
range especially if the DG is placed close to the
substation. Hence positioning of DG should be
done effectively by considering the voltage levels at
the different points. Precautions should be taken to
maintain the voltage profile close to unity. Voltage
control is carried out by voltage regulators on
distribution lines, which may also equilibrate voltage
profiles altered by DG connection.
The commissioning of DG should consider the
voltage profile of the grid in the absence of the DG
also. This is because not all DG units are operable at
all times and if the DG is not contributing any power
to the utility system, the voltage profile of the system
will drop rapidly from the prescribed levels. To
maintain the voltage profile close to unity, following
procedures may be observed:
 Curtail supply to a partial network whenever
the DG is disconnected. This is not practical
for residential and small commercial loads
and DGs of small capacities. This negates
the benefits of DG.
 Install fast acting reactive power
compensators.
 Limit the number or capacity of DGs on the
feeder.
Small DG units are often not equipped with
voltage control and therefore the voltage magnitude
of an islanded network is not kept within desired
limits. Islanded operations are reduced as much as
possible, especially in the case of high capacity DG
units . Violation of voltage limits causes additional
voltage stress for the equipment.

V. VOLTAGE PROFILE [2]
For a smooth and reliable power system
operation, the power produced must be
instantaneously equal to or more than the sum of the
power consumed and the power lost in transmission.
The intermittent power output of RES (especially
wind) creates an imbalance in the energy production

VI. FREQUENCY FLUCTUATION
The utility devices are designed to operate
efficiently at the grid frequency, which may be
considered constant throughout the system. The
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frequency of the system is related to the generator
speed and depends on the balance of the real power
between supply and demand. When the grid is
heavily loaded, the frequency (and the voltage) may
fall significantly below the standard values. When
DG unit is connected to the system, the power
electronic converters connected to it defines its
frequency of operation based on the monitored grid
frequency. Though most of the DG units are
designed with a frequency regulator, the frequency of
DG may not be exactly equal to that of the grid. This
variation in frequency will lead to increased harmonic
contents of supply, thereby affecting the power
quality.
The changes in frequencies were studied using
Simulink model with a wind turbine connected to the
grid, in MATLAB as shown in Fig.1a. The DG was
connected to a 11kV distribution system at a position
of about 20km away from a model simulating a
substation.

inductors in parallel. The dump load is used only at
the time of fault, when the DG would have been
disconnected from grid. The dump load is
disconnected, once the fault is cleared in case of
transient faults, or after a short time in case of
permanent faults. The dump load thus acts as a
temporary load to the DG with which frequency
shoot up can be mitigated to some extent. The
reference frequency during the supply to the dump
loads would be the standard grid frequency and not
the instantaneous grid frequency as information on
the latter would be unavailable.
The phenomenon of adding a dump load during a
fault is called Fault-Ride-Through mechanism. It
involves intentional isolation of the DG preventing
any damage to it. With this, shoot-up in frequency
and speed of operation of the wind turbine is curtailed
to a large extent. For the system shown in Fig. 1a, a
line-ground fault was simulated from 0.3s to 1.0s in
phase A for a total simulation time of 1.5s. As shown
in Fig. 1b, frequency shoot-up was reduced compared
to the shoot up in a system without the dump load.

Figure 1b. Frequency variation for fault in phase A of Fig 1a.

Figure1a. System used for study of Frequency Fluctuation
(shown here with the dump load) [3],[4]

VII. ISLANDING [2]

A. Without Dump Load:
In India most of the DG units are wind based, and
employ induction generator for conversion of
mechanical energy to electrical energy that requires
reactive power supply from the grid at the time of
starting. When a fault occurs, the DG is disconnected
from the grid, mostly by the action of an over current
relay. This results in unintentional islanding of the
DG along with its local load as the reference
frequency for DG power converter is not available.
The frequency shoot up eventually leads to the forced
stalling of machines, which if not done would
damage the DG. To prevent the frequency shoot up,
the wind turbines can be stopped whenever
disconnected from the grid; but to restart the
generation of energy, the wind turbines would draw
reactive power from the grid. This results in reduced
efficiency if the faults are frequent and temporary in
nature.

The DG must never be allowed to operate without
a closed loop control system involving a reference
frequency. When the electrical network is healthy,
this reference frequency is the frequency of the
infinite bus bar supplied by the grid. At times of fault,
the reference frequency is the standard frequency of
operation such as 50Hz in a country like India.
Islanding of a wind turbine would result in
uncontrolled speed of operation of the turbine,
damaging the power electronic components
connected to it almost instantly and the electrical
devices in the long run. Hence the wind turbine has to
be stalled and in cases where immediate stalling is
not practised to avoid damage to the mechanical
brakes, the turbine may be allowed to operate in free
running mode.
VIII. BLINDING OF PROTECTION [5]
A. Reason for the occurrence of BOP
Blinding of Protection (BOP) is the phenomenon
of non isolation of fault due to reduced grid source
contribution to the fault when the power system has
DG units integrated with it. The main reason for
reduced grid contribution is the reduced impedance
faced by the DG when compared to the impedance
faced by grid source which is at a distance much

B. With Dump Load:
In a power system network, most faults are
temporary in nature and may not require the stalling
of the wind turbine. Whenever a fault occurs, a local
dump load can be connected to the DG. The two most
prevalent dump loads are Combined Heat and Power
load (CHP) and supercharging capacitors with
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greater than the DG with respect to the fault point.
For an electrical power system with over current
protection scheme, the reduced grid fault current
contribution due to DG will prevent the grid side
breaker from tripping, thereby supplying the fault
incessantly. This results in the failure of operation of
circuit breaker at the grid side due to reduced
contribution. For a distribution network with distance
protection scheme, operation of relay is independent
of current through it. Due to the reduced grid
contribution the impedance faced by the grid source
increases, thereby resulting in the impedance faced by
the grid outside the operating range of distance
protection. This scenario is called Protection-UnderReach in distance protection systems. The
consequence of BOP is a function of local short
circuit whose power is determined by the X/R ratio of
distribution feeder and the capacity of the DG unit.

C. Prevention of BOP:
All protective devices in an active power system
should have effective coordination between them to
maintain a healthy power supply. The protective
system designed should also take into account the
basic DG integration issues. Thus in order to have
reliable power system when the DG is integrated, the
relay, monitoring the DG current, should have
communication facility with the relay, monitoring the
grid current. The mode of communication can be
Ethernet, Power Line Carrier Communication
(PLCC), Zigbee, Global System for Mobile
Communications (GSM), Local Area Network, etc..
In the method proposed here, GSM is used for
establishing communication between the protecting
devices.
In Fig. 3a, relay for DG side breaker is indicated
by A, the relay for breaker connected to dump load is
indicated by A’ and the relay for breaker on the grid
side is indicated by B. To transfer the power
generated at DG and from the grid to the loads, the
circuit breaker at the DG side and grid side should be
of normally closed (NC) type. The dump loads are
connected to the DG when the DG side breakers are
disconnected from the grid. This makes BRK FRT
(in Fig. 3a) to be in open state for most of the time
and closed for only a small amount of time. Thus
normally open (NO) type of circuit breakers should
be used at BRK FRT.

B. Chances of occurrence of BOP:
The chances of occurrence of BOP highly
depends on the position of the DG and the fault. This
was studied using

Figure 2. Simulink Model to study the chances of
occurrence of BOP

a Simulink model as shown in Fig. 2. The position of
the fault was effectively shifted for each simulation
by altering the values of Series RLC Load, Series
RLC Load1, Series RLC load2 in coordination with
r6, r7 and r1 in Fig. 2. A line-ground fault was
simulated from 0.3s to 0.7s in phase A, without the
usage of breakers near DG or the grid to analyze the
individual fault current contribution by the two
sources. BOP was taken to have occurred if the grid
contribution to the fault current was less than the
rupturing capacity of the grid side breaker that exists
in the current distribution system. Chances for BOP
increased if the fault occurred after the point of
integration of DG with the grid.

Figure 3a. Proposed Methodology to prevent BOP

Depending on the location of the fault, the ratio of
the grid contribution to the current with respect to
that of the DG contribution varies. With the
occurrence of fault, the relay circuit A will open the
DG breaker thereby preventing the DG from
supplying to the fault. Whenever DG breaker is
opened in order to avoid frequency shoot up
problems, fault ride through mechanism should be

The chances of BOP were about 50.6% with the
phenomenon more prominent when the fault was
farther away from the grid as well as the DG.
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employed as already specified, i.e., the state of BRK
FRT should be complementary to the state of BRK
DG. As these two breakers are physically close to
each other, a direct electrical connection can be
established between relays A and A’. As shown in ig.
3b, the relays used are electrostatic or microcontroller
controlled. Thus for proper operation, if relay circuit
A uses an NPN transistor for closing the circuit, a
PNP transistor should be used in relay circuit A’ or
vice versa, in case of electrostatic relays. Once the
DG is disconnected from the circuit, the fault current
will now be entirely supplied by the grid source. Fault
is then detected by the grid side relay and the
corresponding breaker is opened. As electronic
relays operate fast, the fault current will be supplied
by the DG breaker only for few cycles of fault current
and no damage occurs to the DG.
To improve the system stability, breakers with
Automatic Reclosure (ARC) facility should be used
on grid side. ARC can however not be used on the
DG side since the transients encountered by the DG
during the testing of the system for clearance of fault
is extremely hazardous to the DG.

The communication through GSM also takes some
time. The microcontroller used as the relay for DG
will then process the message received and
appropriately operate the DG side circuit breaker.
Once the DG side breaker is closed, the dump load is
disconnected from the DG.
CONCLUSION
Thus coordination between protecting systems
using communication systems makes the system
automated and prevents Blinding of Protection,
besides addressing the common integration issues of

the DG with the existing grid network. With the
major protection issues addressed, decentralized
generation can be extended even up to secondary
distribution level i.e., 230V/440V providing a way
out for the energy crisis.
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Abstract— A multi objective optimization problem involves several conflicting objectives and has a set of Pareto optimal
solutions.The influence of these motors (in terms of energy consumption) in energy intensive industries is significant in total
input cost. This paper presents a review of Multiobjective Optimization (MO) in the design optimization of Induction Motor.
The first part covers the background information on Induction Motor. The focus in this study is on Induction Motor because
of their prominent use and necessity to narrow the area of study. In the later part, the Multiobjective Optimization,
mathematical formulation and various intelligence techniques explained in shortly. All optimization algorithms are not taken
into consideration likewise motor types to narrow the area of study.
Keywords— Intelligence technique, Multi objective Optimization, Induction Machine, etc.

IM in point of getting the rotating field and
construction: single-phase and poly-phase.

I. INTRODUCTION
The optimal design of electrical motors is a
difficult problem in that:
1. It involves many variables which nonlinearly
affects all the features and the behaviour of the
electrical apparatus itself.
2. It needs the variables to be chosen in such a
way that the design is feasible.
3. It often involves various conflicting objectives
and goals.
For these reasons, the designer can profitably state
the problem as a nonlinear programming problem
able to deal with some or all the aforementioned
difficulties and solve it with a suitable numerical
optimization technique. When a multiobjective
problem is treated, each objective conflicts with one
another and, unlike a single objective optimization,
the solution to this problem is not a single point, but a
family of solutions known as the Pareto-optimal set.
Among these solutions, the designer should find the
best compromise taking into proper account the
attributes and characteristics of the handled problem.
In this paper, the authors model the optimal design
of an induction motor as a nonlinear Multiobjective
Optimization problem and describe the different
methods for its solution.
A. Induction Motor
Induction Motors (IMs) are common forms of AC
machines. They are called IMs because currents
flowing in their rotors are induced by alternating
currents. The induced rotor current then produces a
magnetic field, which is attracted by the field
generated in the stator. Because of the continuously
reversing poles of AC power, the stator field rotates
and drags or pulls the rotor into a spinning motion.
Fig. 1 shows a schematic representation of an IM.
When the voltage rises and falls in the stator, a
current is induced into the rotor. The induced rotor
field acts against the field in the stator and rotary
motion is produced. There are two principal types of

Fig 1: Induction motor schematic

B. Single-Phase Induction Motor
Single-phase IMs needs additional components and
particular methods for starting, so they are further
classified according to starting method and
construction: 1) split-phase IM, 2) shaded-pole IM, 3)
unlaminated (solid) IM, 4) reluctance-start IM and 5)
commutator IM. The three types of split-phase IMs
are resistor - start (RS), transient capacitor – start
(TCS), permanent capacitor-start (PCS). PCS IMs are
single value capacitor motor, two value capacitor
motor (one- capacitor run) and capacitor motor with
autotransformer. Commutator IMs are repulsion-start
IM and repulsion-IM. IMs with unlaminated (solid)
rotor are named according to rotor construction.
These are IM with solid steel rotor, solid iron rotor
with metallic layer, webbed rotor and non-magnetic
material rotor with magnetic metal layer. Split-phase,
shaded-pole and reluctance-start IMs are of the single
phase squirrel-cage IM type. Also, commutator-type
IMs are of the wound-rotor type. More information
can be found in [1],[2],[3],[4].
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C. Polyphase Induction Motors
Polyphase IMs are the most widely used integral
horsepower AC motors because they are easy,
ruggedly built, and offer good operating
characteristics. Polyphase IMs are classified as
unwound (solid)-rotor, (squirrel) cage-rotor and
wound rotor. The former consists of a non-magnetic
core which carries a layer of special magnetic
material or an unwound cylinder of magnetically hard
chrome or cobalt based alloy steel or iron. The
classification of the polyphase IM with unwound
(solid) or unlaminated rotor is the same as that of the
single-phase IM with unwound (solid) or unlaminated
rotor. The second one contains conducting bars short
circuited at the end and embedded within it. The last
one consists of a multiphase winding similar to that
used for the stator, but electrically short-circuited.

(a)

D. Induction Motor Design
The traditional design approach of Induction
Motors was established nearly half a century ago, and
little has changed; it is dominated by rules of thumb
and empirical curves that reflect the experiences of
designers and manufacturers, such as the design
approach described in [5]. With the development of
modern power electronics, induction machines are no
longer only used in line-started applications.
Moreover, there have been significant improvements
in the materials and manufacturing capabilities over
the last decades. Traditional design methods have
slowly become outdated and have often not made use
of the progress to improve machine performance.
Although new tools have been reported in the
literature, such as improved induction machine
models [6–9], novel design optimization methods
[10], new rotor bar designs [11], and so on, the
present day machine design process is largely still an
inefficient and time-consuming iterative process, and
the selection of key design variables is mostly still
based on rules of thumb with little optimization.
This paper describes the use of intelligence
techniques used in Multi objective Optimization
method which is not based on heuristic rules and does
not need manual design iterations. This method can
be used to find a design which has some optimal
performance (high efficiency, low weight, etc.)
within several minutes on an ordinary desktop
computer, which significantly shortens the machine
design cycles. These methods can also quickly
provide a series of detailed design results with respect
to different pole numbers and efficiencies, which
provides useful information at an early stage to
understand different design tradeoffs. The parameters
for optimization of the Induction Motor involve the
estimation of the Induction Motor, namely: stator
resistance, rotor resistance, leakage inductances of the
stator and rotor, mutual inductance, etc depending on
the interest of the designer.

(b)
Fig 2: a) Radial Cross section b) Axial cross section

II. EVOLUTIONARY MULTIOBJECTIVE
OPTIMIZATON
A. Evolutionary Algorithms
Evolutionary Algorithms are iterative and
stochastic optimization techniques inspired by
concepts from Darwinian evolution theory. An EA
simulates an evolutionary process on a population of
individuals with the purpose of evolving the best
possible approximate solution to the optimization
problem at hand.
Although, evolutionary strategies and genetic
algorithms are categorized as EA, they have an
important difference: Evolutionary strategies encode
parameters as floating point numbers and then
manipulate those using arithmetic operators whereas
genetic algorithms encode parameters as bit strings
and then manipulate those using logical operators. So,
evolutionary strategies are suitable for continuous
optimization while genetic algorithms are more
suitable in combinatorial optimization. Historically,
EAs were first suggested in the 1940’ties [12].
However, the founding fathers of modern EAs,
Evolutionary Programming [13], and Genetic
Algorithms are considered. Several years later,
Evolutionary Algorithms (EAs) and Evolutionary
Computation (EC) were introduced as unifying terms
for the forest of optimization techniques inspired by
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biological evolution. All EAs aim to improve the
existing solution using the techniques of
recombination, mutation, and selection. Fig. 3
illustrates the initialization and the iterative cycle in
EAs.

whereas in classical methods only one solution is
focused. Unlike classical methods where a predefined rule is used to search through the solutions,
Evolutionary Algorithms use probabilistic rules to
search through solutions. Moreover, Evolutionary
Algorithms are easier to implement and are typically
faster than classical techniques. Moreover, several
parallel implementations are currently available [14].
B. Mathematical Formulation of a Multiobjective
Optimization Problem
Consider the problem such that
g j  x   0,

j  1,2,  , m

(1)

hl x   0, l  1,2,  , p
The vector x  R n contains the decision variables in
(1).
The
set





S  x  R n | g j  x   0, j  1,2,  m, hl  x   0, l  1,2,  p

is the feasible region of (1) and depicts constraints
such as the limited availability of resources in the
problem. The mapping f : R n  R k defined by
T
f  x    f1  x, f 2  x, f k  x  contains the k objective
functions (possibly nonlinear) of (1). We define the
feasible objective region Z as the image of the
feasible region S under the mapping f, i.e.,
Z  y  R k | yi  fi x , i  1,2,, k ,  x  S  . It is

Fig 3: Initialization and the iterative cycle in Evolutionary
Algorithms

The general paradigm is as follows:
1) Initialization: The initial population consisting
of members (parents) is chosen randomly.
2) Recombination: The µ parent vectors
randomly recombine with each other to
produce child vectors.
3) Mutation: After recombination, the child
vectors undergo mutation where a random
deviation is added to each child vector.
4) Selection: The two most commonly used
strategies are and selection strategies. In
strategy, the best child vectors replace the
existing parent vectors to become parents in
the next generation, whereas in strategy, the
best vectors from the child and parent
populations become parents in the next
generation.
5) Termination: The number of iterations
(generations) performed depends on the
convergence criterion chosen.
A few advantages of evolutionary algorithms over
classical methods:
Evolutionary Algorithms are Multiobjective
Optimization techniques that generate a set of equally
desirable solutions using the concept of Pareto
optimality. The decision maker chooses a solution
from the set of available Pareto solutions, and thus
implicitly assigns a set of weights. Unlike classical
methods, no weights are assigned to the various
objectives during the course of the algorithm.
Therefore, the solutions are found without
introducing bias.
In Evolutionary Algorithms, a population of
desirable solutions is covenant in each iteration

assumed that the entire objective functions in f x 
are being minimized. If an objective function f i x 
is to be maximized, it is equivalent to minimizing the
function f i x  .
It is important to distinguish between the constraint
space S and the objective function space Z in
Multiobjective Optimization. The set Z plays an
important role in the concept of Pareto optimality in
Multiobjective Optimization.
III. INTELLIGENCE TECHNIQUE IN
MULTIOBJECTIVE OPTIMIZATION
It is important to difference between the constraint
space S and the objective function space Z in
Multiobjective Optimization. The set Z plays an
important role in the concept of Pareto optimality in
Multiobjective Optimization.
A. Non-Elitist Multi objective Intelligence technique
1) Schaffer’s
Vector-Evaluated
Genetic
Algorithm (VEGA): The first implementation
of a real multi-objective evolutionary
algorithm (vector-evaluated genetic algorithm
or VEGA) was suggested by David Shaffer in
the year 1984 [15, 16]). He modified the
simple three-operator genetic algorithm (with
selection, crossover and mutation) by
performing independent selection cycles
according to each objective. The selection
method is separated for each individual
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objective to fill up a portion of the mating
pool. Then the entire population is thoroughly
shuffled to apply crossover and mutation
operators. This is performed to achieve the
mating
of
individuals
of
different
subpopulation groups. The algorithm worked
efficiently for some generations but in some
cases suffered from its bias towards some
individuals or regions (mostly individual
objective champions).
2) Multiobjective Genetic Algorithm (MOGA):
This algorithm is suggested by Fonseca and
Fleming in [17]. In MOGA, the rank of a
certain individual corresponds to the number
of chromosomes in the current population by
which it is dominated. All non-dominated
individuals are assigned the highest possible
fitness value (all of them get the same fitness,
such that they can be sampled at the same
rate), while dominated ones are penalized
according to the population density of the
corresponding region to which they belong
(i.e., fitness sharing is used to verify how
crowded is the region surrounding each
individual).
3) Niched-Pareto Genetic Algorithm (NPGA):
This algorithm is suggested by Horn,
Natpliotis and Goldberg in [18]. The NPGA
uses a tournament selection scheme based on
Pareto dominance. The basic idea of the
algorithm is: two individuals are randomly
chosen and compared against a subset from the
entire population (typically, around 10% of the
population). If one of them is dominated (by
the individuals randomly chosen from the
population) and the other is not, then the nondominated individual wins. All the other
situations are considered a tie (i.e., both
competitors are either dominated or nondominated). When there is a tie, the result of
the tournament is decided through fitness
sharing.
4) Non-dominated Sorting Genetic Algorithm
(NSGA): This algorithm is suggested by
Srinivas and Deb [19] and it is known as Nondominated Sorting Genetic Algorithm
(NSGA). The NSGA is based on several layers
of classifications of the individuals as
suggested by Goldberg [20]. Before selection
is performed, the population is ranked on the
basis of non-domination: all non-dominated
individuals are classified into one category
(with a dummy fitness value, which is
proportional to the population size, to provide
an equal reproductive potential for these
individuals). To maintain the diversity of the
population, these classified individuals are
shared with their dummy fitness values. Then
this group of classified individuals is ignored
and another layer of non-dominated

individuals is considered. The process
continues until all individuals in the population
are classified. Since individuals in the first
front have the maximum fitness value, they
always get more copies than the rest of the
population. The algorithm of the NSGA is not
very efficient, because Pareto ranking has to be
repeated over and over again.
B. Elitist Evolutionary Multiobjective Algorithms
(ELITIST EMOO)
The Elitist EMOO methodologies include an elitepreservation mechanism in their procedures. As
above mentioned the addition of elitism in an
evolutionary optimization algorithm provides a
monotonically non-degrading performance. The nonelitist EMOO algorithms do not use such a
mechanism and usually perform worse than the elitist
algorithms. The wide development of EMOO
algorithms in the recent years has begun after the
works of Eckart Zitzler [21], due to it the elitism has
become a standard mechanism in the development in
this direction. In the context of Multiobjective
Optimization, elitism usually refers to the use of an
external population (also called secondary
population) to retain the non-dominated individuals
found along the evolutionary process. The main
motivation for this mechanism is the fact that a
solution that is non-dominated with respect to its
current population is not necessarily non-dominated
with respect to all the populations that are produced
by an evolutionary algorithm.
1) Strength Pareto Evolutionary Algorithm
(SPEA): This algorithm is known as Strength
Pareto Evolutionary Algorithm (SPEA) and
was introduced by Zitzler and Thiele in [23].
This approach was conceived as a way of
integrating different EMOO algorithms. SPEA
uses an archive containing non-dominated
solutions previously found (the so-called
external non-dominated set). At each
generation, non-dominated individuals are
copied to the external nondominated set. For
each individual in this external set, a strength
value is computed. This strength is similar to
the ranking value of MOGA [17], since it is
proportional to the number of solutions to
which a certain individual dominates. In
SPEA, the fitness of each member of the
current population is computed according to
the strengths of all external non-dominated
solutions that dominate it. The fitness
assignment process of SPEA considers both
closeness to the true Pareto front and even
distribution of solutions at the same time.
Thus, instead of using niches based on
distance, Pareto dominance is used to ensure
that the solutions are properly distributed along
the Pareto front. Although this approach does
not require a niche radius, its effectiveness
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relies on the size of the external nondominated set. In fact, since the external nondominated set participates in the selection
process of SPEA, if its size grows too large, it
might reduce the selection pressure, thus
slowing down the search. Because of this, the
authors decided to adopt a technique that
primes the contents of the external nondominated set so that its size remains below a
certain threshold.
2) Strength Pareto Evolutionary Algorithm 2
(SPEA 2): This algorithm is a second
algorithm by Zitzler and Thiele, and is known
as Strength Pareto Evolutionary Algorithm 2
(SPEA2) [24, 25]. It has three main differences
with respect to its predecessor SPEA: (1) it
incorporates a fine-grained fitness assignment
strategy which takes into account for each
individual the number of individuals that
dominate it and the number of individuals by
which it is dominated; (2) it uses a nearest
neighbor density estimation technique which
guides the search more efficiently; (3) it has an
enhanced archive truncation method that
guarantees the preservation of boundary
solutions.
3) Pareto Archived Evolution Strategy (PAES)
Algorithm: This algorithm is introduced by
Knowles and Corne in [26]. PAES consists of
a 1+1 evolution strategy (i.e., a single parent
that generates a single offspring) in
combination with a historical archive that
records
the
non-dominated
solutions
previously found. This archive is used as a
reference set against which each mutated
individual is being compared. Such a historical
archive is the elitist mechanism adopted in
PAES. A special feature of this algorithm is
the procedure used to maintain diversity which
consists of a crowding procedure that divides
objective space in a recursive manner. Each
solution is placed in a certain grid location
based on the values of its objectives (which are
used as its “coordinates” or “geographical
location”). A map of such grid is maintained,
indicating the number of solutions that reside
in each grid location. Since the procedure is
adaptive, no extra parameters are required
(except for the number of divisions of the
objective space). This adaptive grid (or
variations of it) has been adopted by several
modern EMOO algorithms [27].
4) Pareto Envelope based Selection Algorithm
(PESA): Corne et al. [28] suggested an
algorithm known as PESA, which combines
the good aspects of SPEA and PAES. Like
SPEA, PESA carries two populations (a
smaller EA population and a larger archive
population). Non-domination and the PAES

crowding concept is used to update the archive
with the newly created child solutions.
In an extended version of PESA [29],
instead of applying the selection procedure on
population members, hyperboxes in the
objective space are selected based on the
number of solutions residing in the
hyperboxes. After hyperboxes are selected, a
random solution from the chosen hyperboxes
is kept. This region-based selection procedure
has shown to perform better than the
individual-based selection procedure of PESA.
In some sense the PESA2 selection scheme is
similar in concept to ε-dominance [24], in
which predefined ε values determine the
hyperbox dimensions. Other ε-dominance
based EMOO procedures [30] have shown
computationally faster and better distributed
solutions than NSGA-II or SPEA2.
5) Bio-inspired and evolution-based heuristic
algorithms: There exist also many bio-inspired
heuristics for Multiobjective Optimization [31]
and different evolution based Multiobjective
Optimization algorithms [32]. The most
important among them are the particle swarm
optimization and differential evolution [33],
whose use has become increasingly popular in
Multiobjective
Optimization
[34-37].
However, other bio-inspired algorithms such
as artificial immune systems and ant colony
optimization have also been used to solve
multiobjective optimization problems [38-41].
IV. CONCLUSION
The state of the art study of Evolutionary
Multiobjective Optimization used in Induction Motor
design optimization has been done. It also gives an
overview of the algorithms in MO and its success.
The algorithms addresses the challenge connected to
choice of selection of the population and other
factors. There is however not a clear advice on this
choice. With reference to the case study on
Evolutionary
Algorithms
for
Multiobjective
Optimization in Induction Motor, it is found that
design using conventional and evolutionary
techniques gave the result to some extent. Instead,
hybrid evolutionary techniques may be employed for
the optimal design of machines.
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Abstract—Multilevel inverter technology has emerged recently as a very important alternative in the area of high-power
medium-voltage energy control.In this project the multi-level inverter for dc to ac power conversion is analysed.The new
topology has the advantage of its reduced number of devices compared to conventional cascaded H-bridge multi-level
inverter.The proposed multi-level structure consist of two basic parts, the parts are classified as level modules (LM) and HBridge. By increasing the number of level module and connecting them cascaded the voltage level can be increased. The set
of switching angles that produces the lowest THD is considered.This topology allows the use of fifteen levels of DC
voltages to synthesize a desired AC voltage. As the number of input level increases, the synchronized output
waveform has more steps which produces a staircase waveform. These multiple inverters has no voltage sharing
problems. A computer simulation analysis using MATLAB/SIMULINK has been done to minimize THD by increasing
stages and by varying the delay angles for various DC inputs of multi-level inverter. The gate pulses for the 15 level inverter
are given in two different ways one via pulse generator and the other using JK flip flop. The THD analysis is done for both
the cases and it is found that the THD content is less while the pulses are given via JK flipflop.
Index Terms— H-Bridge inverter, Level Module (LM), multilevel inverter, Total Harmonic Distortion (THD).

I. INTRODUCTION
Rising fuel costs, increasing concerns for global
climate change and a growing worldwide demand for
electricity has led to global effort towards increasing
use of renewable energy. In case of solar PV the
energy is harnessed in dc form. This dc power is
converted into ac form and then fed to the grid or
used in isolated load. Various sources such as solar,
wind and biomass are available for dc to ac
conversion. Multilevel Inverters have gained
popularity in recent times. The power quality gets
increasingly better with the no. of levels in the output
wave. Two approaches for dc to ac conversion are
discussed in this paper.
In this paper, Section I gives an introduction of
MLI. In Section II, the modes of operation of the 15
level
inverter
&
its simulation circuit are discussed.Section III deals a
bout the comparsion of THD for the various cases
and Section IV gives the conclusion.
A. Cascaded H Bridge Inverter
Conventional cascaded multilevel inverter is
one of the most important topologies in the family of
multilevel and multi-pulse inverter.The cascade
topology allow the use of several levels of DC
voltages to synthesize a desired AC voltage. The DC
levels are considered to be identical since all of them
are fuel cells or photovoltaic, batteries, etc. H-Bridge
Inverter consists of four switches, a dc source and a
load (Isolated or Grid) across the two arm of HBridge. Each switch conducts for a period of 180°.
The gate pulses for diagonal switches (s1,s4) , (s2,s3)
are identical with desired voltage is given as the
input.A single stage H-Bridge Inverter is shown in
Fig.1.

Fig.1 Single stage H-Bridge Inverter.

A cascaded multi-level inverter consists of a number
of H-Bridge inverter units with separate dc source for
each unit and it is connected in cascade or series as
shown in Fig2.This circuit has many numbers of
switches.so there are many disadvantages like
switching losses, voltage stress etc.

International Conference on Energy & Power Engineering (ICEPE) 17th Feb, 2013, Coimbatore, ISBN:978-93-82208-63-1
89

A Single Phase Fifteen level Inverter to Reduce Harmonics

Configuration of the Level Module is illustrated in
Fig.3.

Fig. 3 Configuration of the Level Module.

B. H-Bridge Module
Conventional H-Bridge inverter structure is
used for H Bridge Module of the proposed system. HBridge Module can be defined as the stable part of the
proposed system.The number of output voltage levels
can be increased by varying the number of Level
Modules. However, no modification is made in
structure of the H-Bridge Module.Configuration of
the H-Bridge Module is shown in Fig. 4.

Fig. 2 A simulation circuit of cascaded 15-level inverter.

The pulses are given for each and every switch.
The THD analysis is done by using SIMULINK
/MATLAB software and the value is 171.87%.The
THD is calculated for single stage as well as multi
stage H-Bridge inverter.The variation of delay angles
α result in variation of THD in load voltage. For a
particular delay angle THD is found to be minimum.
Further THD reduction is achieved by increasing the
stages of the converter. If the no. of stages of the
converter is increased, the level of the output wave is
also increased. In this case, the no. of level is one
higher than the no. of stages. For single stage, output
has two levels. For two stages, output has 3 levels and
so on.
II. STRUCTURAL PARTS OF 15-LEVEL
INVERTER SYSTEM

Fig. 4 Configuration of the H-Bridge Module.

C. Configuration and Switching Strategy
Fig.5 shows a configuration of the single phase
15-level inverter. It consists of an H-Bridge module
and three level modules it generates 15-level shaped
output voltage wave. By adding cascaded level
modules, output voltage levels can be increased,
whereas increase of the numbers of switching devices
are quite less compared with conventional multi-level
inverters. In Table I, output voltage levels and the
number of switches related to number of cascaded
level modules are given.

A. Level Module
Level Module consists of two switching devices
and a battery.The battery voltage is expressed by k
and Vd as

Here m, symbolizes the number of level modules and
Vd determines the voltage of the first level module.
Generally Vd is expressed as,

Vmax is the maximum value of the required load
voltage and n is the number of output voltage level in
Equation (2).
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Fig. 5 A single phase 15 level inverter circuit.

The three level modules are connected in series
with the cascaded inverter. The input voltage is 70v is
given to the three separate DC sources in the ratio
1Vd, 2Vd and 4Vd.The output is connected to the load.
TABLE I
NUMBER OF SWITCHES AND OUTPUT
LEVELS RELATED TO NUMBER OF
CASCADED LEVEL MODULES
The proposed 15-level inverter is operated
through
calculated
switching
angles(θ1,θ2,θ3,θ4,θ5,θ6,θ7).For obtaining voltage levels,
proper switches in H Bridge and Level Modules are
activated at the correct angle values. Thus 15 level
output
voltage
levels
(0,±Vd,
±2Vd,±3Vd,±4Vd,±5Vd,±6Vd,±7Vd) are obtained by
using proper battery voltages (Vd, 2Vd, 4Vd ). The
output voltage levels according to switch on/off
conditions are shown in Table II .The operation of the
inverter can be divided into 15 switching states as
illustrated in Fig. 5. Operational topologies of the
proposed inverter by using the pulse generator for
±Vd to ±7Vd voltage levels are shown in Fig 6 (a),
(b), (c), (d), (e), (f), (g ) respectively.

In Table I, m symbolizes the number of level modules
(LM).The number of output level (n) and the number
of switches (r) is expressed as below,

TABLE II
SWITCH ON-OFF CONDITIONS AND OUTPUT
VOLTAGE LEVELS
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Fig. 6(d).

Fig. 6(a).

Fig. 6(b).
Fig 6(e).

Fig. 6(c).
Fig. 6(f).
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11.26% respectively. Eventhough the value of THD
was reducing in JK flip flops but disadvantage of
giving clock pulses and delay is not perfect in the
hardware.so gate pulses are given by using PWM
method.

Fig. 6(g).

C. Simulation Results
Fig.8 15 level output voltage wave and load current

IV. CONCLUSION
A multilevel inverter with individual DC sources
has been proposed for use in large electric drives.
Simulation results show these inverters have low
output voltage THD and high efficiency and power
factor. A cost effective simplified level module and
single H-Bridge fifteen level inverter has been
developed and simulated using MATLAB. The
simplified level module and single H-Bridge fifteen
level inverter is found to have less number of devices
required in application point of view considering its
cost reduction and other advantageous features. The
THD analysis shows that the harmonic contents of
some lower terms remain dominant. These will be
more dangerous if applied to induction drives. Hence
future work focuses on implementing closed loop
control to achieve better performance of the converter.

Fig. 7 Gate pulses for Q0 Q1 Q2 respectively

In the proposed circuit, 3 Level modules, 1 H
Bridge inverter and 3 dc voltage sources of Vd, 2Vd
and 4Vd are used. Output wave has 15 level and the
total no. of switches used are 10.Total dc voltage
used in the circuit is 7Vd. The gate pulse for first LM
switch Q0 is a SPWM pulse having 7 pulse in each
half cycle. To find the gate pulse for second LM
switch Q1, this Q0 is given to the clock of a negative
edge triggered JK flip flop with J=K=1. Further this
Q1 is given to the clock of another JK flip flop to get
gate pulse for third LM switch Q2. The gate pulses for
Q0, Q1 and Q2 are shown in Fig. 7.The 15 level output
voltage wave and load current is shown in Fig.8.
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Abstract—Multilevel converters are very interesting alternatives for medium and high power applications. This paper
introduces a new topology of cascaded multilevel converter. The proposed topology consists of cascaded connection of
single phase sub multilevel converter unit and a full bridge converter and an LC filter at its output. The optimal structure of
this topology are investigated for different objectives such as reduced number of dc voltage sources, switches, installation
area and low cost as the number of voltage steps increase. This topology utilizes the synchronous counter for generating the
switching pulses for the operation of each switch. The operation and performance of this converter is verified by simulation
result.
Index Terms— Full-bridge topology and high-voltage application, multilevel converter, power conversion, sub multilevel
converter,LC filter, synchronous counter.

produce large number of voltage steps at its output
but the number of switches and components required
is very large and thereby the installation area and cost
is also very large.
This paper introduces a new
topology of cascaded multilevel converter with
reduced number of switches and components and
different methods for calculating magnitude of dc
voltage sources. This paper includes counter design
for switching each IGBT’s.

I. INTRODUCTION
The field of high power drives has been one of the
most attractive areas in research and development of
power electronics in last decades. The development
of high power converters and medium voltage drives
[1] are started in the mid-1980s. The term multilevel
began with the three level converters. A multilevel
converter is a power electronic system that
synthesizes a desired output voltage from several
levels of dc voltages as input. The main advantage
of multilevel converters is the use of medium power
semiconductor devices, which operate at reduced
voltages. As a result, the switching losses and voltage
stress on power electronic devices are reduced. Also,
the output voltage has small voltage steps, which
results in good power quality, low-harmonic
components,
and
better
electromagnetic
compatibility. Multilevel converters have obtained
more and more attention in recent years and new
topologies with a wide variety of control strategies
have been developed [2]–[5]. There are different
types of multilevel converter topology. The first
topology introduced was the series H bridge
design[6],[11]. It consists of a number of power
conversion cells. But the main disadvantage of this
topology is that it requires large number of isolated
voltages to supply each cell. It’s then followed by a
diode clamped[7] that utilized a bank of series
capacitor whose main drawback is unequal voltage
sharing between these capacitors. In
flying
capacitor[8]-[10] converter it uses flying capacitor as
clamping diode.it includes the
advantages of
transformer less operation, switching redundancy
with in the phase that allow the switching stress to be
equally distributed among the switches. But it
requires excess number of storage capacitor for high
voltage application. All these topologies[6]-[11] can

II. PROPOSED TOPOLOGY
Figure 1 shows the basic unit of a multilevel
converter. This consists of a capacitor with four
bidirectional switches. The typical output wave form
of
Vo
is
shown
in
fig.1
(b).

Fig. 1. (a) Basic unit presented in [1] (b) Typical output
waveform of vo.

Figure 2 shows the proposed topology for a sub
multilevel converter which consist of the basic unit
and a full bridge converter. The basic unit consist of n
dc voltage sources. Each dc voltage source is
connected to the output by two unidirectional
switches that can produce zero and positive polarity.
Each switch is composed of an IGBT and an
antiparallel diode. The output side of basic unit is
connected to a full bridge converter which provides a
positive or negative staircase waveform at output.
Here S1, , T1 , etc. are complementary controlled
switches. In order to
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smoothen the wave form we can provide a LC filter
at its output.

TABLE I
VALUES OF VO FOR DIFFERENT STATES OF
SWITCHES

.

Fig. 2.(a) proposed sub multilevel topology (b)typical output
waveforms Vo

Table1 shows the values of output voltage Vo and
Vo’ for different state of switches S1, S2…..Sn, T1
and T2.here on state voltage drop is neglected for
simplicity. As can be seen, 2n+1 − 1 different values
can be obtained for vo . It can be mentioned that
there are different switching states to generate the
zero-voltage level at the output voltage. In Table I, ne
state is shown. The output voltage of the basic unit
can be equal to each dc voltage source or binary,
ternary, . . . , or n’ nary combinations of the dc
voltage sources. If the number of dc voltage sources
in basic units is considered equal to 1, then there is no
need for switches in basic units. In this state, the dc
voltage source is directly connected to the full-bridge
converter. In other words, this topology is equivalent
to the CHB converter. By proper choice of voltage
asymmetry the among cells can produce a different
combination of voltage levels and eliminate
redundancies.

Fig 3. Proposed multilevel converter topology
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III. . DETERMINATION OF MAGNITUDE OF
DC VOLTAGE SOURCES
To produce a speciﬁc number of output steps,the
number of dc voltage sources is decreased from the
ﬁrst- to the third proposed method. But, the variety
of magnitudes of dc voltage sources is increased. This
is one of the important problems for asymmetric
structures of multilevel converters. It is noticeable
that for all proposed methods, any number of output
Voltage steps (even and odd) can be produced.

The number of output voltage steps is given

IV. OPTIMAL STRUCTURE
1. Optimal structure for maximum number of voltage
steps with constant number of switches In this
proposed topology it consists of k sub multilevel
converter and each has ni sources. Therefore number
of
switches
is

A. First proposed method
In this method all the dc voltage sources in each
unit are equal. is considered as the base value for the
per unit system.

By using the 3 methods proposed above we can
calculate the number of voltage steps.

B. Second proposed method
In this method , the first voltage source value is
chosen as Vdc. And all other voltage sources in the
same unit have a value twice the first voltage source
value. ie, For unit 1

2. Optimal structure for maximum number of
voltage steps with constant number of dc voltage
source In this topology each sub multilevel converter
consist of n dc voltage sources, then,

By using this equation we can find the maximum
number of
voltage steps .fig.5 shows the variation of steps
versus n.

Third proposed method In this method magnitude
of dc voltage source is a binary fashion in each unit
,which results in an exponential increase in the umber
of overall output voltage.
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From the figure its clear that maximum number of
voltage steps obtained at n=1.
VI. SIMULATION RESULTS
V. DESIGN OF MULTILEVEL CONVERTER
BASED ON PROPOSED TOPOLOGY

To examine the performance of the proposed
multilevel converter shown in fig 6 a, it’s simulated
.MAT Lab software is used for simulation purpose.
Here each switch is composed of an IGBT with an
antiparallel diode. Switching sequence for each
switch is generated by means of synchronous counter
design by using k map implementation. So that the
cost for implementing such a design is reduced since
it uses small flip-flop. Here counter is designed by
using J-k flip flop. The output of each flip flop is
used to turn on each switch or instead of pulse
generator we are using counter for switching purpose.
There by cost can be reduced. The switching pattern
for counter design is as shown below. The switching
pattern provided below is only for the first sub
multilevel converter. The same can be provided for
the next sub multilevel converter since they are
connected in cascade. An LC filter is provided its
output section in order to smoothen the wave form.
So that error can be minimized and there by power
quality can be improved and can reduce the harmonic
components.

This section includes the design of multilevel
converter based on the suggested topology. Figure 6
(a) shows the optimal structure of a proposed
topology. Here a typical 240v single phase converter
with 48 voltage steps is designed. As the number of
voltage steps increases the output voltagewaveform
become more sinusoidal. Hence thereby it provides
better quality and design.

Fig.6 Cascaded multilevel converter for proposed topology

In this topology we utilize unidirectional switches
such that each switch composed of an IGBT with an
antiparallel diode. For convenience the on state
voltage drop of switches are neglected. In this design
the magnitude of dc voltage source are determined by
using the second method. From the figure it’s clear
that number of IGBTs used in this topology is 16 and
number of voltage source is 4.where as in the case of
topology presented in [12] requires bidirectional
switches with the capability of blocking voltage and
conducting current in both direction. Each
bidirectional switch contains two common emitter
IGBTs and two antiparallel diode. Whereas switches
used in full bridge converter is unidirectional switch.
So that the topology presented in [12] requires 22
IGBTs and 6 sources, which is more compared to
present topology. An LC filter is provided at its
output in order to smoothen the output voltage. It is
necessary to note that in both of the converters the
number of diodes is equal to the number of IGBTs.
The blocking voltage on all of switches in Fig. 6(a)
and (b) are 960 and 1674.4, respectively. It is worth
to note that the sum of the blocking voltages on fullbridges switches for all topologies is almost the same
and equal to 480 V. But, in the proposed topology,
the blocking voltage on switches in each full-bridge
converter is near to the maximum output voltage of
adjoining units. On the other hand, the blocking
voltage in [12]-[13] is near to the maximum output
voltage of the converter. This problem restricts the
multilevel converter to use in the high voltage
application. This topology provides a smooth output
voltage which enables to use this in high voltage
application

TABLE II

The control block diagram of converter is as shown in
the figure 7. The main objective of the control system
is to synthesise the output voltage with minimum
error. The table above shows the switching sequence
only first sub multilevel converter whose maximum
voltage is 30v.but in simulation the cascaded
connection is used which can develop a voltage of
240V.

Fig.7 control block diagram
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In this paper synchronous counter switching
technique is used . It is important to note that the
calculation of the optimal switching angles for
different goals such as the elimination of selected
harmonics and minimizing the total harmonic
distortion (THD) is not the objective of this paper.the
main objective of the control system isto generate
output wave form with minimum error.
The first study is for showing the capability of the
proposed multilevel converter in the generation of
sinusoidal output voltage wave form. The converter
has been adjusted to produce a 50Hz, sinusoidal
output waveform. The test has been made on a RL
load with R=100 and L=1H. the THD of the
sinusoidal wave form is

where Vo,n is the rms of the n order component of
the output voltage. Vo,rms and Vo,1 being the rms
values of the output voltage and the fundamental of
the output voltage, respectively.

Figure 9(a),9(b) shows the output waveform of
voltage at each basic unit. Its also in the form of
steps. In order to smoothen the waveform we use a
filter at its output.figure10(a)shows the output
waveform of cascaded multilevel converter with an
LC filter. From the wave form its observed the that
the harmonics contens are less.
Fig.8 output voltage waveform without filter(simulation result)

VII. CONCLUSION

Figure 8
shows the simulation results. From the
wave form we can observe that the output voltage
wave form without fiter is in the form of steps. In
order to generate desired output with good quality,the
number of steps at output voltage have to be
increased and also an LC filter arrangemet is also
required. This can be achieved by increasing or
changing switching pattern. 5 variable k map
implementation can also be used to generate the
required swithing sequence,

In this paper a new topology of cascaded multilevel
converter with an LC filter design at its output is
presented. This proposed structure smoothen the
output voltage wave form and increase its flexibility.
The proposed topology utilizes the synchronous
counter design for generating switching pulses
instead of using any microcontroller. Thereby it
eliminates the use of complex programs .Hence
design complexity and size is again minimized. In
this proposed topology the number of switches and dc
voltage sources are reduced and also it uses full
bridge converter at the output of each sub multilevel
converter and thereby it can be used for high
application. This method produce a sinusoidal output
voltage, hence reduces the harmonic distortion to a
great extent.
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ANALYSIS OF MULTIPHASE SYNCHRONOUS GENERATOR FOR
RENEWABLE ENERGY GENERATION
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Abstract-A purely experimental analysis is presented in this paper to study the performance characteristics of a multi-phase
synchronous alternator coupled to a wind turbine for stand-alone energy generation. It is depicted that the alternator is well
suited to supply two independent three phase loads. While the interaction between the two windings is inevitable and
variation of load atone winding set changes the operating conditions at the other winding, the situation is still satisfactory for
a wide range of rural resistive loads. Experimental results were recorded considering independent loading of two three
phase stator winding sets with equal and unequal balanced resistive loads. To develop simulation models in MATLAB.
Keywords: Renewable energy generation, Six-phase synchronous generator, wind energy conversion system.

simultaneously with single
machine. The
comparative study indicates that SPSG is capable to
deliver more power in the same frame.
This
presents the mathematical modeling of the six-phase
synchronous generator taking into account the effect
of common mutual leakage reactance between the
two three-phase winding sets, and the mutual leakage
coupling between d- and q axis of the two stator
windings. A detailed analytical analysis has been
carried out in this paper to assess the transient and
dynamic behavior of the machine. In particular, it is
shown that the SPSG can operate with a single threephase winding set, so that fault at one winding does
not lead to the system shutdown. The generator can
also supply two separate three-phase loads which
represents an additional advantage. Key analytical
results have been verified through experimental
results conducted on the test machine powered by a
cross-flow wind energy conversion system.
MATLAB/SIMULINK were used for analytical
study.

1. INTRODUCTION
Burning of the fossil fuels causes release of green
house gases in the environment. Consequently, it
would lead to increase average earth’s temperature in
the coming years. The climatic change could
adversely affect the food and water supply chain. On
the other hand, increase in world population and
consequently growing demand of energy has
encouraged intensive research for efficient,
distributed, replenish able and eco-friendly energy
resources like: biomass, solar, wind, and small hydro
potentials. Thus reliable, efficient and low cost
generating systems are preferred to deliver power
either to grid or in remote locations, in conjunction
with various types of prime mover. A mathematical
model was presented with steady state performance
of six–phase synchronous machine with harmonic
phasor method has been reported considering the
effect of mutual coupling between the two three
phase stator winding sets In the age of
decentralization of power industry, where the interest
of large business houses is to provide low cost,
reliable and energy efficient systems in a competitive
market, the advantages of multi-phase AC machines
are yet to be explored for energy generation.
Analysis of six-phase synchronous generator (SPSG)
for stand-alone renewable energy generation in
conjunction with wind energy conversion system.
A detailed experimental analysis has been carried out
in the present work to assess the performance of sixphase synchronous alternator to operate as an
isolated source of energy generation powered by a
wind energy conversion system. The experiments
were performed on SPSG with Performance indices
were observed with load on (i) one winding set (ii)
both the winding sets. It is illustrated that the SPSG
can operate with a single three phase winding set, so
that the fault at other winding set does not lead to
system shutdown. Another advantage is that with
SPSG AC and DC power both can be supplied

II. WIND-TURBINE CHARACTERTICS
The amount of power captured by the wind turbine
(power delivered by the rotor) is given by
where ρ is the air density (kilograms per cubic
meter), vω is the wind speed in meters per second, A
is the blades’ swept area, and Cp is the turbine-rotorpower coefficient, which is a function of the tip-speed
ratio (λ) and pitch angle (β). ωm = rotational speed
of turbine rotor in mechanical radians persecond, and
R = radius of the turbine. The coefficient of
performance of a wind turbine is influenced by the
tip-speed to wind-speed ratio, which is given by
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displaced by an angle of 30o electrical. Neutral point
of the two three phase sets are kept isolated in order
to prevent the physical fault propagation from one
three-phase set to other one, and also to prevent the
flow of triplen harmonics.

The mechanical rotor power generated by the turbine
as a function of the rotor speed for different wind
speed is shown in Fig. 1. The optimum power is also
shown in this figure. The optimum power curve
(Popt) shows how maximum energy can be captured
from the fluctuating wind. The function of the
controller is to keep the turbine operating on this
curve, as the wind velocity varies. It is observed from
this figure that there is always a matching rotor speed
which produces optimum power

Fig:12 Schematic diagram of the six-phase
synchronous generator system

The analytical results, tests were conducted on sixphase synchronous generator with the load on
(i)single three-phase winding set, (ii) both the threephase winding sets. All the tests were carried out for
(i) constant voltage operation, and (ii) constant
frequency operation. Tests were also conducted on
the same test machine for six-pole three-phase
configuration for comparative study of the
performance. It is worthwhile to mention here that the
combination with two three-phase windings
displaced30o in phase is the configuration of greatest
practical interest for very large generators since it
permits the re-combination of two three-phase power
displaced at 30o in the step-up transformer bank
without the need for increased transformer kVA for
phase shifting. In the study, it was found that the
transformer cost increments (relative to a three-phase
application of same kVA and voltage rating) could be
limited to 5% or less.

Fig. 11. Mechanical power generated by the turbine as a
function of the rotor speed for different wind speeds.

for any wind speed. If the controller can properly
follow the optimum curve, the wind turbine will
produce maximum power at any speed within the
allowable range. The optimum torque can be
calculated from the optimum power given by (6). For
the generator speed below the rated maximum speed,
the generator follows (6).

IV.COMPARATIVE STUDY
STATE PERFORMANCE:

OF

STEADY-

The SPSG was driven at synchronous speed and
the steady-state performance indices were studied
with resistive loading. A three phase star connected
resistive load was switched on to the three phase
winding set abc while the other winding set xyz was
kept open. Variation of power (volt-ampere) and
speed with load current for constant voltage operation
is depicted in Fig.13The full load power delivered by
the machine with single winding loading is 70.3% of
the rated power of the test machine. Independent
three-phase star connected resistive load was
switched on to both the three-phase winding sets abc

III. DESCRIPTION OF EXPERIMENTAL SETUP:
The six-pole, six-phase winding was obtained by
employing phase belt splitting of six-pole three-phase
winding. The six-stator phases are divided into two
star-connected three-phase sets (winding set abc and
xyz), with magnetic axis of the two three-phase sets
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and xyz for equal loading condition. Fig. 13 shows
the variation of power (volt ampere) and speed with
the load current. Total power delivered by the
machine is found to be 6.2 kW under safe operating
condition. Under constant frequency operation, the
power delivered by the machine is found to be 2.3
kW (maximum safe loading) when only one threephase winding set is subjected to resistive loading.
Variation of power (volt-ampere) and voltage with
load current under constant frequency operation
when both the three-phase winding sets are subjected
to equal resistive loading is given in Fig. 13. The
total power delivered under this mode of operation is
obtained as 2.4 kW. The behavior of SPSG system
as shown in Fig. 13 where a six phase to three-phase
transformer is used to provide the supply to a threephase load from SPSG was also examined. As noted,
such configuration improves reliability of the supply
since, should one three-phase winding of the
generator fail, the load can still be supplied from the
remaining healthy three-phase winding. Output of
the two winding sets abc and xyz of the SPSG is
combined through a ∆-Y/Y six-phase to three-phase
transformer to provide power to a variable threephase resistive load connected to the transformer
output terminals. The power delivered by the system
was found to be 6.2 kW whereas drop in speed is
6.5%. It is observed that the maximum achievable
power is lower when the transformer is used to
combine the two three-phase power of SPSG.





Case1: Six phase synchronous generator with
transformer and both the load connected.

Fig: 14aDesign of Six phase synchronous machine
with load

Fig: 14bThe output waveform is Voltage and current
waveformsfor six-phase synchronous generator when both the
three-phase winding sets abc and xyz are subjected to equal
resistive loading of 0.5 p.u..

The generation of electrical power from wind
turbine to the dc output. The mechanical power from
the wind turbine was given as input to the T terminal
of the Six- phase synchronous generator block. In Fig
14.a Six-phase synchronous generator is connected
with the transformer and a load, each winding is
connected with resistive load to reduce the sudden
current flow to the load and to avoid the damage of
winding.
The waveform shown analytical voltage and
current waveforms when both the three-phase
winding sets abc and xyz are subjected to equal
resistive loading are given in Fig. 14.b.depicts the
experimental voltage and current waveforms when
both the winding sets were subjected to equal
resistive loading. Single load is connected with the
synchronous generator. So the load current is splitted
as .5pu and .5 pu. Case 2: Six phase synchronous
generator is connected to angle for step change of
load condition.

Fig: 13Schematic diagram of six-phase synchronous generator
supplying a three-phase load through interposed ∆-Y/Y sixphase to three-phase transformer.

V. SIMULATION OF THE SIX
SYNCHRONOUS GENERATOR:

Six phase synchronous generator when three
phase set abc of resistive load while winding
set xyz is no load condition.
Six phase synchronous generator at with no
load condition.

PHASE

The proposed six phase synchronous generator
and its control have been programmed MATLAB/
SIMULINK in order to simulate the behavior of he
whole system. The program includes :Wind turbines,
SPSG, transformer, load. Simulation model of SixPhase Synchronous Generator is done for various
different four cases is connected load.
 Six phase synchronous generator
with
transformer and both the load connected.
 Six phase synchronous generator is connected
to angle for step change of load condition.

Fig:15.a Six phase synchronous generator is
connected to angle for step change of load condition.
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for six-phase synchronous generator when threephase winding set abc is subjected to 1.0 p.u. of
resistive load while winding set xyz is kept open i.e.
at no-load.
A further advantage of SPSG with respect to a
three phase synchronous generator is the possibility
of combining the outputs of two three-phase windings
to supply a single three-phase load, by means of a
three-winding transformer with dual star-delta
connected primary
Failure of one three-phase
generator winding in this case does not mean the
shutdown of the system, since the load can still be
supplied through the remaining healthy generator
The behavior of the six-phase synchronous generator
when only one three-phase winding set abc is
subjected to 1.0 p.u. of resistive loading while the
winding set xyz is kept open i.e. at no load.
Experimental voltage and current waveforms when
1.0 p.u. resistive load was applied to three-phase
winding set abc with winding set xyz kept open (noload) for constant voltage and for constant frequency
operation. According to the change in wind speed
the output also reduces. Only single winding is
loaded XYZ is short-circuited. So no voltage in
Vxyz. Case 4: Six phase synchronous generator at no
load condition.

Fig: 15.bThe output waveform of the winding abc and xyz
in (a) Iabc is the current through winding ABC and
(b)theIxyz is the current through the XYZ. (c) Vabc is the
ABC phase voltage.(d) Vxyz is the XYZ phase voltage

The simulation model shown in figure (6.3) the Sixphase Synchronous generator is connected with wind
turbine and both the loads circuit breaker. While the
interaction between the two windings is inevitable
and variation of load at one winding changes the
operating conditions at the other winding, the
situation is still satisfactory for a wide range of rural
resistive loads.
To assess the dynamic behavior of
SPSG, both the three-phase winding sets were
subjected to a step change of resistive load from 0.5
p.u. to 1.0 p.u. Corresponding analytical voltage and
current waveforms are depicted in Fig. 14. Computer
traces for torque, speed and rotor angle for step
change of load under constant frequency operation.
The six phase synchronous generator is connected
with wind and the load is changed to 0.5 p.u to 1 p.u
so the current in both the windings are changed to 0.5
pu to 1 pu.Case 3: Six phase synchronous generator
when three phase set abc of resistive load while
winding set xyz is no load condition.

Fig:17.a Six phase synchronous generator at no load
condition.

Fig: 16.aSix phase synchronous generator when three phase
set abc of resistive load while winding set xyz is no load
condition.

Fig:17.bThe output waveform is Voltage and current
waveforms for six-phase synchronous generator at no-load.

According to the change in wind speed the output
also reduces. Short-circuited So no voltage in Ixyz
and Vxyz are produced. Analytical waveforms for
voltages and currents for the machine operating at
no-load are given in Fig17.a, where vabc, iabc, and
vxyz, ixyz are the phase voltage and phase current of
three-phase winding sets abc and xyz respectively.

Fig:16.b The output waveform Voltage and current
waveforms
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CONCLUSIONS
The experimental result presented in the paper
illustrates the utility of six-phase synchronous
alternator for energy generation . The main focus is
placed to explore the possibility of supplying two
separate three phase loads, which has the added
advantage that the fault on one of the two stator
winding sets does not lead to complete shutdown, as
long as the other sets is healthy. Hence six-phase
alternator provides higher reliability and may be used
to feed to independent loads. It is worth to mention
here that there is an interaction between the two sets
as the load on one set changes the working conditions
of the other set.
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EFFICIENCY IMPROVEMENT OF WIND TURBINE CONVERTER
USING 4-H SIC UNIPOLAR DEVICES
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Abstract — Silicon carbide (SiC) power MOSFET’s are considered for use in poweir conversion units in windgeneration
systems in this paper. The performance of theSiC converter is analyzed and compared to its siliconcounterpart at different
wind speeds, temperatures, and switching frequencies. Due to the low-loss, high-frequency,and high-temperature properties
the system size and cost can be reduced to a great extent, and hence the efficiency can be improved. Silicon carbide (SiC)
unipolar devices have much higher breakdown voltages because of the 10 times greater electric field strength compared with
Silicon (Si). 4H-SiC unipolar devices having higher switching speeds is used in this paper, due to the higher bulk mobility of
4H-SiC compared to other ploytypes. The devices presented in this paper will eventually be used to develop more realistic
system level.
Index Terms— Converter , metal–oxide–semiconductor field- effect transistor (MOSFET) , silicon carbide (SiC) , wind
generation, insulated gate bipolar transistor (IGBT)

I. INTRODUCTION

II. WIND GENERATION SYSTEM

The main intention behind this report was that silicon
carbide (SiC) devices would substantially reduce the
cost of energy (COE) of large wind turbines that need
power electronics for variable-speed generation
system. Variable- speed capability allows the wind
turbine to operate at the speed that produces the
greatest amount of power and minimizes torque
perturbations in the drive train. This capability tends
to decrease the overall COE because the amount of
energy generated is increased and overall size of the
device and hence the cost of the drive train and its
maintenance is reduced. Since the voltage and
frequency of the generated power varies with turbine
speed, a solid-state converter is required to reconcile
the output with the fixed voltage and frequency of the
grid. SiC devices have been in development over 20
years due to widespread expectations of their superior
performance and are now becoming available as
practical prototypes. The project team consisted of
several people directly associated with Peregrine
Power LLC, along with Cree, Inc., who supplied the
SiC metal oxide semiconductor field excited
transistors (MOSFETs), and the University of
Tennessee and Oak Ridge National Laboratory, who
tested and modeled SiC devices. By using SiC
devices the nominal voltage of the wind turbine can
be increased from 690 to 4,160 VAC. Using also the
temperature limit for the SiC dies and inverter power
block be increased to 300°C. Such packaging is
believed to be feasible in the near future. The size and
material content of a SiC-based inverter power block
operating at 300ºC and 4,160 VAC will be about onesixth of that for a silicon-based version operating at
125ºC and 690 VAC. The low losses, along with high
temperature tolerance, can also be used to improve
the reliability of the converter and reduce the thermal
management requirement.

The National Renewable Energy Laboratory’s
(NREL) baseline wind turbine rated at 1.5 MW is
being used in this project. It uses a single permanent
magnet (PM) generator rated nominally at 690 volts,
along with a gearbox and a bi-directional converter
providing power conditioning for the full output of
the generator and comprises of two back- to-back
inverters with IGBTs rated at 1,700 volts using a ard
switching PWM strategy at 3,000 Hz for providing
active control on both the generator and utility sides.
Due to lack of availability of adequately rated
devices, the baseline converter is made up of two sets
of inverters of half rating which operate in parallel
and a utility filter. Here the converter controls the
generator to capture as much wind energy as possible
and deliver the energy to the utility. The SiC
MOSFET was selected in this project for several
reasons. The first is the practical one of availability.
Prototype BJTs and JFETs are probably also
available in SiC, but the SiC MOSFET was
generously offered by Cree. Second, the Cree SiC
MOSFET is probably more advanced than the other
SiC devices and it was provided in a standard, usable
package (T0247). Third, Cree intends to introduce the
SiC MOSFET in the near future because it has many
desirable features: excellent switching characteristics,
the normally-off property and high voltage (up to
10,000 volts) capability. Thus, it really represents a
likely commercial SiC power semiconductor that
could be used in the converter of wind turbines. The
baseline converter topology studied in this project is
shown in the fig 1. This is a standard inverter
configuration that has been used routinely in wind
turbines. It has back-to-back inverter bridges, each ith
6 silicon IGBTs and 6 reverse or freewheeling diodes
of the silicon PN junction type. The SiC version is
assumed to use SiC MOSFETs provided by Cree
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along with SiC Schottky reverse diodes provided by
peregrine university. If a resonant capacitor called
stray capacitance connected across the diode will
reduce the turn off loss and turn off dv/dt loss, but the
additional capacitor energy requires extra discharge
time so the switching frequency get reduced.

IV. COMPUTATION OF BACK-TO-BACK
INVERTER SYSTEM LOSSES
The power electronics devices and its specifications
used in the generator inverter and grid inverter is
shown
in the table 1.Suitable datasheets and
technical papers are provided by the manufactures [3]
that can be used as the parameters for simulations. In
order to achieve the high power rating required, we
made the following assumptions: a) 10 (~150 kW
each) back-to-back inverters paralleled power rating
per inverter: 1200V, 210A b) The inverters are
MOSFET-based. Detailed information is listed in
Table 1. The rating requirements assumed for 1.5
MW wind turbine converter are input power of about
1568 kw. Phase current of 1941 A, DC link voltage
of 1100 V and a Switching frequency of 50 kHz .The
inverter system employed in the wind generation
system using power MOSFET is suitable to withstand
a voltage about 4160 V but as for Si based converter
it is only possible to withstand temperature up to 690
V.
TABLE I
Parts Information

Fig. 1 Wind Generation System Structure

III. ESTIMATION OF GENERATOR
PERFORMANCE
The following assumptions have been made in this
study:
a) Generator back emf in phase with generator current
b) The following parameters are known: Rated speed
n0 (rpm) Back emf at rated speed (line-neutral, peak
Emf0 (V) The following equations relate to
calculating values for the generator driven by the
wind turbine:
(1) Generator frequency, fg

(2) Back Emf (line-neutral, peak), Emf

The materials given in the table were experimentally
tested at different temperature’s ranging from 25c to
300 c with an increment of 25 c. As for we are
considering Si IGBT and SiC MOSFET, the on state
resistance is smaller than tha of Si IGBT’s and the
change in rate of resistance with temperature is also
smaller. The on-state resistances of the SiC
MOSFETs increase by 11.8% when temperature
changes from room temperature to 125 ◦C, compared
to 41.8% for the Si
IGBTs. Because of lower conduction loss, even at
higher temparature we can say the SiC MOSFET is

(6) Effective current due to core losses
(peak),
(q-axis
component),
(d-axis
component), and the same below
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more efficient than Si IGBT. [1] The variation of
switching and conduction losses associated with
temperature can be determined from the transfer and
forward characteristics of the device. The baseline
converter of 1.5 MW converter is made up of SiC
MOSFETs and SiC PN junction diodes (or Schottkys)
capable of operating at 2,300 VAC and 4,160 VAC
which requires devices that can withstand 5,500 V
and 10,000 V, respectively. The generator feeding
this converter, in addition to the filter inductor, would
also be rated nominally at 2,300 VAC or 4,160 VAC.
The converter would be connected to the grid through
a standard 60 Hz transformer. Channel resistance
depends on the mobility and applied gate voltage.
Change in threshold is mainly due to the trapped
charge in the SiO2 and the impurities at the SiO2
interface. However, at high temperatures the series
resistance increases and the channel resistance
decreases. The on- resistance at lower temperatures is
dependent on the gate voltage because of the
dominance of channel resistance. This effect
decreases at higher temperatures. The size of this
topology can be reduced to one by sixth of that using
Si IGBT’s and is uniquely enabled by SiC MOSFET
is a unipolar device which is normally off. Unlike the
Si MOSFET, SiC MOSFET can block voltages up to
3kV due to the high electric breakdown field strength
of SiC and has low on-state resistance. A 1.2kV, 15A
SiC MOSFET was tested using the Tektronix 371B
curve tracer to obtain the characteristic curves. The
SiC MOSFET can be used in high current and voltage
applications, unlike Si because of the vertical
structure and the intrinsic properties of SiC. The
forward characteristics for different temperatures are
shown in
Fig. 3 .
SiC MOSFET transfer characteristics at different
Temparatures

V. SWITCHING MEASUREMENTS OF SIC
SCHOTTKEY DIODE AND SI DIODES
SiC shottkey diodes have lower switching losses as
compared to PN diodes and are majority carrier
devices and attractive for high frequency applications
because of its lower switching losses. However,
Schottky diodes have higher leakage currents. The
static characteristics of different SiC Schottky diodes
at room temperature are shown in the fig.4. the onstate resistance is different for the diodes because of
differences in device dimensions for different ratings.
Also, the threshold voltage varies with the contact
metal used in the Schottky diodes because of the
variation in the Fermi level for different metal to
semiconductor contacts. The on-state voltage drop of
a Schottky diode is dependent on barrier height and
the on-state resistance. At higher current levels the
voltage drop is mainly due to the series resistance of
the diode. The on-state resistance is one of the critical
parameters, which determines the performance of the
device and is a temperature sensitive parameter. Ron,
increases with temperature due to decrease in
mobility at higher temperatures. The positive
temperature coefficient characteristic increases the
conduction losses at high temperatures; however, this
is advantageous for current sharing and paralleling.
The Rd for the diodes was calculated from the slope
of the i-v characteristics shown in the fig.4. The onstate resistance varies for each diode due to the
difference in blocking voltages. The Ron, for
majority carrier devices can be expressed as a
function of breakdown voltage and critical electric
field.

where ε is the permittivity (C/V·cm), VB is the
breakdown voltage, Ec is the breakdown field
(V/cm), and µn is the electron mobility (cm2/V·s). To
withstand high breakdown voltages, the blocking
layer thickness is increased, and doping
concentrations are reduced. This results in increased
series resistance of the diode. Hence, device S1 rated
at 1200V, 8A has more on-resistance compared to S3
600V,10A and S4 300V,10A. The resistance varies
with forward current density and the area of the
device. It is evident from Fig. 4. that S2, 800V,5A
and S3 600V,10 A with the same voltage and
different current ratings have different on- state
resistances. SiC schottkey diode chara

Fig.2. Transfer characteristics of SiC MOSFET at different
temparatures SiC MOSFET forward characteristics at
different Temperatures

Fig.3. Forward characteristics of SiC MOSFET at different
Temperatures
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device. The replacement of the Si Ultrafast diode
with a SiC Schottky diode such as the Cree Zero
Recovery® schottkey diode results in a substantial
reduction in switching losses by 80% and 50% in the
diode and the MOSFET respectively, resulting in a
significant system-level performance improvement.
VI. SIMULATION RESULTS AND
DISCUSSIONS
Using MATLAB Simulink ,the simulation of this
wind generation system is done for different wind
speeds and different switching frequencies and all ,
which has the best energy density for modern wind
turbines. The junction temperature limit for both the
Si and SiC systems is assumed to be 150 ◦C for
switching frequency of 3 kHz and switching
frequency varies from 1 kHz to 50 kHz. In order to
do a fair comparison, the power losses of the SiC
MOSFETs are scaled corresponding to the rated
voltage ratios of the SiC MOSFET and the Si IGBT.
In other words, the on-state resistance and switching
loss used in the model assume that 1700-V devices
were used for the SiC MOSFETs and Si IGBTs Input
and output power waveforms for both Si and SiC
MOSFET at a particular voltage is determined and is
shown in the fig.6 and fig .7. Such that for different
values of input different power output is obtained and
the efficiency is plotted against different switching
frequencies and wind speeds. The efficiency range for
different values of input speed and frequency is taken
from the calculated values from Data [5] for Each of
150-kW SiC-Based Converters 50 kHz Switching
Frequency, 690 VAC N, omina,l (Projected by
UTenn). Simulated waveform for converter using SiC
OSFET

Fig.4. Comparison of calculated loss in a converter with 1200
Si diode and SiC MOSFET at 1250c

A comparison of the calculated losses of the
SiCschottkey diode with the Si Ultrafast diode at a
temperature of 125°C is shown in the table 2. All
measured parameters show a major improvement
with the SiC diode. . The value of the parameters is
effectively unchanged with increased temperature
while the Silicon Ultrafast diode parameters may get
increased
Table.2. Calculated losses of SiC schottkey diode
with the Si Ultrafast Diode at 1250C

The total switching-loss reduction (MOSFET +
Diode) is 51% at 25°C and 58% at 125°.With the SiC
diode, the total diode losses are reduced by 50% and
the total switching losses are reduced by 51%. This
gives a 51% total loss reduction for the 1200-volt
converter by simply changing the Si Ultrafast diode
to a SiC diode.

Fig .6 . Input and output power waveforms for MOSFET at a
particular voltage. Here for a given voltage range between
600V to

4160 V the power output is of the range of 60000
VA to
80000 VA. But as for Si IGBT, the power ranges
between 40000 VA to 58000 VA. So the overall
efficiency may get varied by a great extent. UTENN
university gives the practical switching frequency.
Simulated waveforms for converter using Si IGBT
Fig.7. Input and output power waveforms for IGBT
at a particular voltage. EFFICIENCY PLOT OF Si
AND SiC DEVICES

Fig.5. Forward voltage and current of 1200-volt Si Ultrafast
diode and the SiC schottkey diode at 25°C and 125°C

Figure.5. shows the forward VI chara of the 1200volt Si Ultrafast diode and the SiC at 25°C and
125°C. At 5 amps the SiC diode has 0.75 volt lower
forward drop at 25°C and 0.18-volt lower forward
drop at 125°C. This results in reduced conduction
losses for the SiC. The reduction in switching losses
can be applied to increase efficiency, reduce cooling
requirements, or r educe the current rating of the
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based device properties are superior to present Si
devices because it can operate at high temperatures
(up to 350°C) and have low thermal resistivity higher
breakdown (blocking) voltages and excellent reverse
recovery characteristics low switching losses also it
can operate at high switching frequencies. The
simulation in the work may led to the conclusion that
overall efficiency can be improved by a great extend
and the size of the device can be reduced to one by
sixth of the size that uses Si, and hence the overall
system cost and operating cost of wind turbine can be
reduced. Power converters using SiC power devices
are expected to meet the application requirements.

Fig .8. Efficiency of back to back inverter
System using SiC at rated generator speed
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VII. CONCLUSION
Most of the semiconductor devices are mostly
available in Si but have certain disadvantages such as
limited switching frequencies, limited power ratings
and operating temperatures. Present Si technology is
approaching the material’s theoretical limits, and it
cannot meet all the requirements of the transportation,
aerospace, or utility industries. SiC semiconductor
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